MPC8313CVRGDFA datasheet(7/100 Pages) FREESCALE

7 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

Electrical Characteristics

2.1

Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1

Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

2.1.2

Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8313E. Note that the values in

Table 2 are the recommended and tested operating conditions. If a particular block is given a voltage

falling within the range in the Recommended Value column, the MPC8313E is capable of delivering the

Table 1. Absolute Maximum Ratings1

Characteristic

Symbol

Max Value

Unit

Notes

Core supply voltage

VDD

–0.3 to 1.26

—

PLL supply voltage

AVDD

–0.3 to 1.26

—

Core power supply for SerDes transceivers

XCOREVDD

–0.3 to 1.26

—

Pad power supply for SerDes transceivers

XPADVDD

–0.3 to 1.26

—

DDR and DDR2 DRAM I/O voltage

GVDD

–0.3 to 2.75

–0.3 to 1.98

V—

PCI, local bus, DUART, system control and power

management, I2C, and JTAG I/O voltage

NVDD/LVDD

–0.3 to 3.6

—

eTSEC, USB

LVDDA/LVDDB

–0.3 to 3.6

—

Input voltage

DDR DRAM signals

MVIN

–0.3 to (GVDD + 0.3)

2, 5

DDR DRAM reference

MVREF

–0.3 to (GVDD + 0.3)

2, 5

Enhanced three-speed Ethernet signals

LVIN

–0.3 to (LVDDA + 0.3)

–0.3 to (LVDDB + 0.3)

V4, 5

Local bus, DUART, SYS_CLK_IN, system

control, and power management, I2C, and

JTAG signals

OVIN

–0.3 to (NVDD + 0.3)

3, 5

PCI

OVIN

–0.3 to (NVDD + 0.3)

Storage temperature range

TSTG

–55 to 150

°C—

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and

functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause

permanent damage to the device.

2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

3. Caution: OVIN must not exceed NVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

4. Caution: LVIN must not exceed LVDDA/LVDDB by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

MPC8313CVRGDFA 데이터시트(PDF) 7 Page - Freescale Semiconductor, Inc

MPC8313CVRGDFA 데이터시트(HTML) 7 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

데이터시트 다운로드

링크 URL