전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS4350 데이터시트(PDF) 18 Page - Cirrus Logic

부품명 CS4350
상세설명  192 kHz Stereo DAC with Integrated PLL
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4350 데이터시트(HTML) 18 Page - Cirrus Logic

Back Button CS4350 Datasheet HTML 14Page - Cirrus Logic CS4350 Datasheet HTML 15Page - Cirrus Logic CS4350 Datasheet HTML 16Page - Cirrus Logic CS4350 Datasheet HTML 17Page - Cirrus Logic CS4350 Datasheet HTML 18Page - Cirrus Logic CS4350 Datasheet HTML 19Page - Cirrus Logic CS4350 Datasheet HTML 20Page - Cirrus Logic CS4350 Datasheet HTML 21Page - Cirrus Logic CS4350 Datasheet HTML 22Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 41 page
background image
18
DS691F1
CS4350
4. APPLICATIONS
4.1
Sample Rate Range and Oversampling Mode Detect
The device operates in one of three oversampling modes based on the input sample rate. In Control Port
Mode, the allowed sample rate range in each mode will depend on how the FM[1:0] bits are configured. In
Stand-Alone Mode, the sample rate range will be according to Table 1.
4.1.1
Sample Rate Auto-Detect
The Auto-Detect feature is enabled by default. In this state, the CS4350 will auto-detect the correct mode
when the input sample rate (Fs), defined by the LRCK frequency, falls within one of the ranges shown in
Table 1. Sample rates outside the specified range for each mode are not supported when Auto-Detect is
enabled.
In Control Port Mode, the Auto-Detect feature can be disabled by the Functional Mode (FM[1:0]) bits in
the control port register 02h. In this state, the CS4350 will not auto-detect the correct mode based on the
input sample rate (Fs). The operational mode must then be set manually according to one of the ranges
referred to in Section 8.2.3. Sample rates outside the specified range for each mode are not supported.
In Stand-Alone Mode it is not possible to disable auto-detect of sample rates.
4.2
System Clocking
The device requires external generation of the left/right (LRCK) and serial (SCLK) clocks. The left/right clock
frequency is equal to the input sample rate (Fs).
Refer to Section 4.3 for the required SCLK-to-LRCK timing associated with the selected digital interface for-
mat, and “Switching Specifications - Serial Audio Interface” on page 13 for the maximum allowed clock fre-
quencies.
4.2.1
Recovered Master Clock (RMCK)
The CS4350 generates a high-frequency master clock (RMCK) which it derives from the LRCK input,
available on the RMCK pin. In Stand-Alone Mode, the frequency of RMCK is equal to 256 x LRCK in Sin-
gle-Speed and Double-Speed Mode; and 128 x LRCK in Quad-Speed Mode. In Control-Port Mode, the
frequency of the RMCK signal can be selected through register 08h (see Section 8.7 on page 34 for more
details).
Input Sample Rate (Fs)
Mode
30 kHz - 54 kHz
Single-Speed Mode
60 kHz - 108 kHz
Double-Speed Mode
120 kHz - 216 kHz
Quad-Speed Mode
Table 1. CS4350 Auto-Detect



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com