CS5463 datasheet(26/46 Pages) CIRRUS

26 / 46 page

CS5463

DS678F2

6. REGISTER DESCRIPTION

“Default” = bit status after power-on or reset

Any bit not labeled is Reserved. A zero should always be used when writing to one of these bits.

6.1 Page 0 Registers

6.1.1 Configuration Register ( Config )

Address: 0

Default = 0x000001

PC[6:0]

Phase compensation. A 2’s complement number which sets a delay in the voltage channel rel-

ative to the current channel. Default setting is 0000000 = 0.0215 degree phase delay at 60 Hz

(when MCLK = 4.096 MHz). See Section 7.2 Phase Compensation on page 39 for more infor-

mation.

Igain

Sets the gain of the current PGA.

0 = Gain is 10 (default)

1 = Gain is 50

EWA

Allows the E1 and E2 pins to be configured as open-collector output pins.

0 = Normal outputs (default)

1 = Only the pull-down device of the E1 and E2 pins are active

IMODE, IINV

Interrupt configuration bits. Select the desired pin behavior for indication of an interrupt.

00 = Active-low level (default)

01 = Active-high level

10 = High-to-low pulse

11 = Low-to-high pulse

iCPU

Inverts the CPUCLK clock. In order to reduce the level of noise present when analog signals

are sampled, the logic driven by CPUCLK should not be active during the sample edge.

0 = Normal operation (default)

1 = Minimize noise when CPUCLK is driving rising edge logic

K[3:0]

Clock divider. A 4-bit binary number used to divide the value of MCLK to generate the internal

clock DCLK. The internal clock frequency is DCLK = MCLK/K. The value of K can range be-

tween 1 and 16. Note that a value of “0000” will set K to 16 (not zero). K = 1 at reset.

PC6

PC5

PC4

PC3

PC2

PC1

PC0

Igain

EWA

IMODE

IINV

654

iCPU

K3K2

K1K0

CS5463 데이터시트(PDF) 26 Page - Cirrus Logic

CS5463 데이터시트(HTML) 26 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

데이터시트 다운로드

링크 URL