전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CS42324 데이터시트(PDF) 22 Page - Cirrus Logic

부품명 CS42324
상세설명  10-In, 6-Out, 2 Vrms Audio CODEC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42324 데이터시트(HTML) 22 Page - Cirrus Logic

Back Button CS42324 Datasheet HTML 18Page - Cirrus Logic CS42324 Datasheet HTML 19Page - Cirrus Logic CS42324 Datasheet HTML 20Page - Cirrus Logic CS42324 Datasheet HTML 21Page - Cirrus Logic CS42324 Datasheet HTML 22Page - Cirrus Logic CS42324 Datasheet HTML 23Page - Cirrus Logic CS42324 Datasheet HTML 24Page - Cirrus Logic CS42324 Datasheet HTML 25Page - Cirrus Logic CS42324 Datasheet HTML 26Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 71 page
background image
22
DS721A6
CS42324
SWITCHING CHARACTERISTICS - SERIAL AUDIO
Logic ‘0’ = GND = GNDH = 0 V; Logic ‘1’ = VL; CL = 20 pF.
Notes: 17. Duty cycle of generated SCLKx in Master Mode depends on duty cycle of the corresponding MCLKx as
specified under “System Clocking” on page 28.
18. In Slave Mode, the SCLK/LRCK ratio can be set according to preference. However, specified perfor-
mance is guaranteed only when using the ratios in Section 4.2.1 Master Mode on page 30 and Section
4.2.2 Slave Mode on page 30.
Parameter
Symbol
Min
Typ
Max
Unit
Master Clock (MCLKx = MCLK1, MCLK2)
MCLKx Frequency
MCLKx Duty Cycle
1.024
40
-
50
41.4720
60
MHz
%
Sample Rates
Single-Speed Mode
Double-Speed Mode
-
4
50
-
54
108
kHz
Master Mode
SCLKx Frequency
SCLKx Period
1/(128*108 kHz)
SCLKx Duty Cycle (Note 17)
-
tPERIOD
tHIGH ÷ tPERIOD
64•Fs
72.3
40
-
-
50
64•Fs
-
60
Hz
ns
%
LRCKx setup
before SCLK rising
LRCKx hold
after SCLK rising
tSETUP1
tHOLD1
20
20
--
ns
SDOUT setup
before SCLK rising
SDOUT hold
after SCLK rising
tSETUP2
tHOLD2
10
10
--
ns
Slave Mode
SCLKx Frequency (Note 18)
SCLKx Period
1/(128•108 kHz)
SCLKx Duty Cycle
-
tPERIOD
tHIGH ÷ tPERIOD
-
72.3
40
64•Fs
-
50
-
-
60
Hz
ns
%
LRCKx setup
before SCLK rising
LRCKx hold
after SCLK rising
tSETUP1
tHOLD1
20
20
--
ns
SDOUT setup
before SCLK rising
SDOUT hold
after SCLK rising
tSETUP2
tHOLD2
10
10
--
ns
Figure 3. Serial Input Timing
LRCKx
SDOUT
SCLKx
data
channel
channel
data
tHOLD2
tSETUP2
tHOLD1
tSETUP1
tPERIOD
tHIGH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com