CS42435_07 datasheet(46/57 Pages) CIRRUS

46 / 57 page

DS685F2

CS42435

7.12

ADC Channel Invert (Address 17h)

7.12.1

Invert Signal Polarity (INV_AINX)

Default = 0

0 - Disabled

1 - Enabled

Function:

When enabled, these bits will invert the signal polarity of their respective channels.

7.13

Status (Address 19h) (Read Only)

For all bits in this register, a “1” means the associated error condition has occurred at least once since the

of the register. Reading the register resets all bits to 0. Status bits that are masked off in the associated

mask register will always be “0” in this register.

7.13.1

Clock Error (CLK ERROR)

Default = x

Function:

Indicates an invalid MCLK to FS ratio. This status flag is set to “Level Active Mode” and becomes active

during the error condition. See “System Clocking” on page 31 for valid clock ratios.

7.13.2

ADC Overflow (ADCX_OVFL)

Default = x

Function:

Indicates that there is an over-range condition anywhere in the CS42435 ADC signal path of each of the

associated ADC’s.

Binary Code

Volume Setting

0111 1111

+24 dB

···

0011 0000

+24 dB

···

0000 0000

0 dB

1111 1111

-0.5 dB

1111 1110

-1 dB

···

1000 0000

-64 dB

Table 7. Example AIN Volume Settings

543

Reserved

INV_A4

INV_A3

INV_A2

INV_A1

765

Reserved

CLK Error

Reserved

ADC2_OVFL

ADC1_OVFL

CS42435 데이터시트(PDF) 46 Page - Cirrus Logic

CS42435 데이터시트(HTML) 46 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL