| 전자부품 데이터시트 검색엔진 |
|
AT25DF641 데이터시트(PDF) 5 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT25DF641 데이터시트(HTML) 5 Page - ATMEL Corporation |
|
5 / 59 page ![]() 5 3680E–DFLASH–12/08 AT25DF641 [Preliminary] 3. Block Diagram Figure 3-1. Block Diagram 4. Memory Array To provide the greatest flexibility, the memory array of the AT25DF641 can be erased in four lev- els of granularity including a full chip erase. In addition, the array has been divided into physical sectors of uniform size, of which each sector can be individually protected from program and erase operations. The size of the physical sectors is optimized for both code and data storage applications, allowing both code and data segments to reside in their own isolated regions. The Memory Architecture Diagram illustrates the breakdown of each erase level as well as the breakdown of each physical sector. FLASH MEMORY ARRAY Y-GATING CS SCK SO (SOI) SI (SIO) Y-DECODER X-DECODER I/O BUFFERS AND LATCHES CONTROL AND PROTECTION LOGIC SRAM DATA BUFFER WP INTERFACE CONTROL AND LOGIC HOLD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |