| 전자부품 데이터시트 검색엔진 |
|
VN710SP 데이터시트(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VN710SP 데이터시트(HTML) 6 Page - STMicroelectronics |
|
6 / 11 page ![]() 6/11 VN710SP ISO T/R 7637/1 Test Pulse TEST LEVELS I II III IV Delays and Impedance 1 -25V -50V -75V -100V 2ms, 10 Ω 2 +25V +50V +75V +100V 0.2ms, 10 Ω 3a -25V -50V -100V -150V 0.1ms, 50 Ω 3b +25V +50V +75V +100V 0.1ms, 50 Ω 4 -4V -5V -6V -7V 100ms, 0.01 Ω 5 +26.5V +46.5V +66.5V +86.5V 400ms, 2 Ω ISO T/R 7637/1 Test Pulse TEST LEVELS RESULT III III IV 1 C C C C 2 CCCC 3a CCCC 3b CCCC 4 CCCC 5 C EEE CLASS CONTENTS C All functions of the device are performed as designed after exposure to disturbance. E One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device. ELECTRICAL TRANSIENTS REQUIREMENTS ON VCC PIN SUGGESTED SCHEME FOR ISO TEST PULSE OUTPUT VCC GND STATUS INPUT ENABLE open from test generator 10K Ω 10K Ω 10K Ω Warning: Input, Enable, Status Pulled to VCC voltage during negative transient. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |