LPC2921 datasheet(43/81 Pages) PHILIPS

43 / 81 page

LPC2921_2923_2925_0

Preliminary data sheet

Rev. 00.01 — 24 October 2008

43 of 81

NXP Semiconductors

LPC2921/2923/2925

ARM9 microcontroller with CAN and LIN

There are two primary clock generators: a low-power ring oscillator (LP_OSC) and a

crystal oscillator. See Figure 9.

LP_OSC is the source for the BASE_PCR_CLK that clocks the CGU itself and for

BASE_SAFE_CLK that clocks a minimum of other logic in the device (like the watchdog

timer). To prevent the device from losing its clock source LP_OSC cannot be put into

power-down. The crystal oscillator can be used as source for high-frequency clocks or as

an external clock input if a crystal is not connected.

Secondary clock generators are a PLL and seven fractional dividers (FDIV0..6). The PLL

has three clock outputs: normal, 120

° phase-shifted and 240° phase-shifted.

Configuration of the CGU0: For every output generator generating the base clocks a

choice can be made from the primary and secondary clock generators according to

Figure 10.

Fig 9.

Block diagram of the CGU0 (see Table 24 for all base clocks)

400 kHz LP_OSC

PLL

FDIV0

EXTERNAL

OSCLLLATOR

FDIV1

FDIV6

OUT 0

OUT 1

OUT 11

002aae147

clkout

clkout120

clkout240

CLOCK GENERATION UNIT (CGU0)

FREQUENCY

MONITOR

CLOCK

DETECTION

AHB TO DTL BRIDGE

BASE_SYS_CLK

BASE_ICLK1_CLK

OUT 3

BASE_IVNSS_CLK

OUT 2

BASE_PCR_CLK

BASE_SAFE_CLK

LPC2921 데이터시트(PDF) 43 Page - NXP Semiconductors

LPC2921 데이터시트(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

데이터시트 다운로드

링크 URL