| 전자부품 데이터시트 검색엔진 |
|
CMS3216LAH 데이터시트(PDF) 11 Page - FIDELIX |
|
|
|||||||||||||||||||||||||||||
CMS3216LAH 데이터시트(HTML) 11 Page - FIDELIX |
|
11 / 46 page ![]() Rev0.2, Aug. 2006 CMS3216LAx-75Ex EXTENDED MODE REGISTER The Extended Mode Register controls additional functions such as Partial Array Self Refresh (PASR), and Output Drive Strength.The Extended Mode Register is programmed via the Mode Register Set command (BS=1) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be programmed with M8 through M10 set to “0”. The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time initiating any subsequent operation. Violating either of these requirements results in unspecified operation. AUTO TEMPERATURE COMPENSATED SELF REFRESH Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often. In order to save power consumption, according to the temperature, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically. PARTIAL ARRAY SELF REFRESH The Partial Array Self Refresh (PASR) feature allows the controller to select the amount of memory that will be refreshed during SELF REFRESH. The refresh options are all banks (banks 0, 1); one bank (bank 0 or 1 by M7). WRITE and READ commands occur to any bank selected during standard operation, but only the selected banks in PASR will be refreshed during SELF REFRESH. The data in banks 1 will be lost when the one bank option with M7=0 is used. Similarly the data will be lost in bank 0 when the one bank option with M7=1 is used down . Driver Strength Control The driver strength feature allows one to reduce the drive strength of the I/O’s on the device during low frequency operation. This allows systems to reduce the noise associated with the I/O’s switching. Table 4. Extended Mode Register Definition 0 0 Bank Up/Down All must be set to ‘0’ Driver Strength EM6- A6 EM5- A5 EM4- A4 EM3- A3 PASR EM2- A2 EM1- A1 EM9- A9 EM8- A8 EM7- A7 EM0- A0 EM10- A10 EM11- BS 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |