www.ti.com

DESCRIPTION/ORDERING INFORMATION

8 bit

@ 60 MHz

Central

Resource

Switch

TUSB6020

3.3 V

1.5 V

sys_clk

Digital Core

Power Distribution

IO Power

Distribution

Power/Reset/Clock

Management

(PRCM)

GPIO

CPPI 3.0

DMA

3.3 V

1.5 V

USB 2.0

PHY Macro

OTG Analog

PLL

USB 2.0 Dual Role OTG

Controller IP Core

USB EP Buffer RAM

(16k x 8)

DMA State RAM

(DMA FIFOs)

Interrupt

Controller

XFER RAM

1.8 V

1.5 V

GPIO

5 V VBus

ID

DP/DM

XI/CLKIN

RSTn

SLEEP

3.3 V

VLYNQ_CLK

VLYNQ_CLKRUN

VLYNQ_TXD[3:0]

VLYNQ_RXD[3:0]

VLYNQ

Interface

(Ext Host Interface)

TUSB6020

USB 2.0 HIGH-SPEED ON-THE-GO DUAL-ROLE CONTROLLER

SCPS170E – JANUARY 2007 – REVISED MARCH 2008

The TUSB6020 is a USB 2.0 high-speed, on-the-go (OTG) dual-role controller designed for a seamless interface

to the VLYNQ serial interface, and is ideal for a wide range of applications. The USB OTG dual-role controller

can operate either as a function controller for a USB peripheral or as the host/peripheral in point-to-point or

multipoint communications with other functions. The integrated USB 2.0 PHY provides one-port operation at low

speed (1.5 Mbps), full speed (12 Mbps), and high speed (480 Mbps). The VLYNQ serial interface is a low pin

count, high-speed, point-to-point interface.

The device is fully compliant with Universal Serial Bus Specification Revision 2.0 and On-the-Go Supplement to

the USB Specification Revision 1.3.

ORDERING INFORMATION

ORDERABLE PART NUMBER

TOP-SIDE MARKING

MicroStar BGA™ – ZQE

Reel of 360

TUSB6020ZQE

PREVIEW

0

°C to 70°C

TQFP – PFC

Tube of 96

TUSB6020PFC

PREVIEW

(1)

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

BLOCK DIAGRAM

2

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated

Product Folder Link(s): TUSB6020