| 전자부품 데이터시트 검색엔진 |
|
THS8136IPHPR 데이터시트(PDF) 4 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
THS8136IPHPR 데이터시트(HTML) 4 Page - Texas Instruments |
|
4 / 17 page ![]() DETAILED DESCRIPTION R Register AR R[9:0] DAC G Register B Register DAC DAC Configuration Control SYNC/BLANK Control Bandgap Reference G[9:0] B[9:0] CLK M1 M2 AG AB COMP VREF AV DD AV SS SYNC BLANK FSADJ SYNC_T Input Formatter DV DD DV SS Generic DAC Mode Versus Sync Insertion Mode THS8136 SLES236 – NOVEMBER 2008 ........................................................................................................................................................................................... www.ti.com The THS8136 is a fast well-matched triple DAC with current outputs optimized for graphics and video applications without sacrificing is usefulness as a generic DAC. The DAC output stages are designed to provide direct drive of doubly-terminated 75- Ω loads (37.5 Ω). The full-scale output current of all three DACs is determined by a single resistor connecting the FSADJ pin to AVSS (GND). A 3.8-kΩ resistor is suitable for most applications requiring 700-mV output levels. Additional circuitry and digital input controls for analog sync and blank level generation are provided for both RGB and YPbPr color spaces. A generic mode of operation is provided for applications not requiring sync insertion. Figure 1 shows a block diagram of the device. Figure 1. Functional Block Diagram When configured for sync insertion, the THS8136 provides additional dc bias on the DAC outputs to provide headroom for negative bi-level sync insertion. Such bias might be undesirable in applications where no analog sync insertion is required, since it results in additional power consumption and might prevent dc coupling of the DAC outputs. In such cases, only triple DAC operation without dc bias (i.e., DAC input code 0 corresponding to 0-V output) might be preferred. Generic DAC mode is easily selected by connecting the SYNC and SYNC_T pins to DVDD (or logic 1) and the M1 and M2 pins to DVSS (or logic 0). BLANK is functional in both generic mode and sync insertion mode. 4 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Link(s): THS8136 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |