 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AX2000-1CSG896B 데이터시트(PDF) 62 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000-1CSG896B 데이터시트(HTML) 62 Page - Actel Corporation |
|
|
62 / 226 page  Axcelerator Family FPGAs 2- 48 v2.7 Timing Models and Waveforms Timing Characteristics Figure 2-32 • R-Cell Delays E D Q CLR PRESET CLK tSUE tHE tSUD tHD tRCO tWASYN tHASYN tCLR tREASYN tCPWHL tCPWLH tPRESET tWASYN tHASYN tREASYN Table 2-62 • R-Cell Worst-Case Commercial Conditions VCCA = 1.425V, VCCI = 3.0V, TJ = 70°C '–2' Speed '–1' Speed 'Std' Speed Parameter Description Min. Max. Min. Max. Min. Max. Units R-Cell Propagation Delays tRCO Sequential Clock-to-Q 0.67 0.77 0.90 ns tCLR Asynchronous Clear-to-Q 0.23 0.27 0.31 ns tPRESET Asynchronous Preset-to-Q 0.23 0.27 0.31 ns tSUD Flip-Flop Data Input Set-Up 0.23 0.27 0.31 ns tSUE Flip-Flop Enable Input Set-Up 0.26 0.30 0.35 ns tHD Flip-Flop Data Input Hold 0.00 0.00 0.00 ns tHE Flip-Flop Enable Input Hold 0.00 0.00 0.00 ns tWASYN Asynchronous Pulse Width 0.43 0.48 0.57 ns tREASYN Asynchronous Recovery Time 0.10 0.10 0.10 ns tHASYN Asynchronous Removal Time 0.00 0.00 0.00 ns tCPWHL Clock Pulse Width High to Low 0.42 0.47 0.55 ns tCPWLH Clock Pulse Width Low to High 0.40 0.46 0.54 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
