전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC1272-8ACSW 데이터시트(PDF) 17 Page - Linear Technology

부품명 LTC1272-8ACSW
상세설명  12-Bit, 3關s, 250kHz Sampling A/D Converter
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC1272-8ACSW 데이터시트(HTML) 17 Page - Linear Technology

Back Button LTC1272-8ACSW Datasheet HTML 12Page - Linear Technology LTC1272-8ACSW Datasheet HTML 13Page - Linear Technology LTC1272-8ACSW Datasheet HTML 14Page - Linear Technology LTC1272-8ACSW Datasheet HTML 15Page - Linear Technology LTC1272-8ACSW Datasheet HTML 16Page - Linear Technology LTC1272-8ACSW Datasheet HTML 17Page - Linear Technology LTC1272-8ACSW Datasheet HTML 18Page - Linear Technology LTC1272-8ACSW Datasheet HTML 19Page - Linear Technology LTC1272-8ACSW Datasheet HTML 20Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 17 / 20 page
background image
17
LTC1272
1272fb
S
APPLICATI
I FOR ATIO
Compatibility with the AD7572
Figure 21 shows the simple, single 5V configuration
recommended for new designs with the LTC1272. If an
AD7572 replacement or upgrade is desired, the LTC1272
can be plugged into an AD7572 socket with minor modi-
fications. It can be used as a replacement or to upgrade
with sample-and-hold, single supply operation and re-
duced power consumption.
The LTC1272, while consuming less power overall than
the AD7572, draws more current from the 5V supply (it
draws no power from the –15V supply). Also, a 1
µs
minimum time between conversions must be provided to
allow the sample-and-hold to reacquire the analog input.
Figure 22 shows that if the clock is synchronous with CS
and RD, it is only necessary to short out the 10
Ω series
resistor and reverse the polarity of the 10
µF bypass
capacitor on the VREF pin. The –15V supply is not required
and can be removed, or, because there is no internal
connection to pin 23, it can remain unmodified. The clock
can be considered synchronous with CS and RD in cases
where the LTC1272 CLK IN signal is derived from the same
clock as the microprocessor reading the LTC1272.
10 F
µ
IN
REF
D11 (MSB)
D10
D9
D8
D7
CLK IN
CLK OUT
HBEN
RD
CS
BUSY
NC
V
LTC1272
D6
D5
D4
DGND
D3/11
D2/10
D1/9
D0/8
A
V
AGND
DD
µP
CONTROL
LINES
µ
0.1 F*
5V
8 OR 12-BIT
PARALLEL
BUS
ANALOG INPUT
(0V TO 5V)
10
µF
0.1
µF
*
FOR GROUNDING AND BYPASSING HINTS
SEE FIGURE 11 AND APPLICATION HINTS
SECTION
*
LTC1272 • TA03
+
+
2.42V
V
OUTPUT
REF
Figure 21. Single 5V Supply, 3
µs, 12-Bit Sampling ADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com