LTC2274 datasheet(13/40 Pages) LINER

13 / 40 page

LTC2274

2274f

CORRECTION

LOGIC

8B/10B

ENCODER

SCRAMBLER/

PATTERN

GENERATOR

PLL

20X CLK

VCM

22743 BD

SYNC+

SYNC–

PAT1

PAT0

SRR1

SRR0

SCRAM

VDD

OVDD

GND

CMLOUT+

CMLOUT–

SERIALIZER

CONTROL LOGIC

MSBINV

SHDN

DITH

PGA

CLOCK DRIVER

WITH DUTY CYCLE

CONTROL

2.5V

REFERENCE

ADC

REFERENCE

1x OR 2x

0.5x

REFERENCE

CONTROL

ENC–

ENC+

FAM

SENSE

–

DITHER SIGNAL

GENERATOR

S/H

AND PGA

AIN

–

AIN

FIRST

STAGE

SECOND

STAGE

THIRD

STAGE

PIPELINED ADC STAGES

FOURTH

STAGE

FIFTH

STAGE

BLOCK DIAGRAM

Figure 1. Functional Block Diagram

SENSE (Pin 38): Reference Mode Select and External

Reference Input. Tie SENSE to VDD to select the internal

2.5V bandgap reference. An external reference of 2.5V or

1.25V may be used; both reference values will set a full

scale ADC range of 2.25V (PGA = 0).

VCM (Pin 39): 1.25V Output. Optimum voltage for input

common mode. Must be bypassed to ground with a

minimum of 2.2μF. Ceramic chip capacitors are recom-

mended.

GND (Exposed Pad) (Pin 41): ADC Power Ground. The

Exposed Pad on the bottom of the package needs to be

soldered to ground.

PIN FUNCTIONS

LTC2274 데이터시트(PDF) 13 Page - Linear Technology

LTC2274 데이터시트(HTML) 13 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

데이터시트 다운로드

링크 URL