전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC3445 데이터시트(PDF) 21 Page - Linear Technology

부품명 LTC3445
상세설명  I2C Controllable Buck Regulator with Two LDOs in a 4mm 횞 4mm QFN
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC3445 데이터시트(HTML) 21 Page - Linear Technology

Back Button LTC3445 Datasheet HTML 16Page - Linear Technology LTC3445 Datasheet HTML 17Page - Linear Technology LTC3445 Datasheet HTML 18Page - Linear Technology LTC3445 Datasheet HTML 19Page - Linear Technology LTC3445 Datasheet HTML 20Page - Linear Technology LTC3445 Datasheet HTML 21Page - Linear Technology LTC3445 Datasheet HTML 22Page - Linear Technology LTC3445 Datasheet HTML 23Page - Linear Technology LTC3445 Datasheet HTML 24Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 21 / 24 page
background image
21
LTC3445
3445fa
As an example, consider the LTC3445 in dropout at an
input voltage of 2.7V, an ambient temperature of 70
°C, a
buck load current of 600mA, LDO1 set to 1.3V with a load
of 25mA, LDO2 set to 1.1V with a load of 15mA, and the
PowerPath regulator at 2.5V with a load of 6
µA. From the
typical performance graph of switch resistance, the RDS(ON)
of the P-channel switch at 70
°C is approximately 0.52Ω.
Therefore, power dissipated by the part is:
PD(BUCK) = ILOAD 2 • RDS(ON) = 180mW
PD(LDO1) = (2.7 – 1.3)V • 0.025A = 35mW
PD(LDO2) = (2.7 – 1.1)V • 0.015A = 24mW
PD(PowerPath) = (2.7 – 2.5)V • 6µA = 1.2µW
PD(TOTAL) = 0.239W
For the QFN24 package, the
θJA is 37°C/W. Thus, the
junction temperature of the regulator is:
TJ = 70°C + (0.239)(37) = 78.8°C
which is well below the maximum junction temperature of
125
°C. Note that at higher supply voltages, the junction
temperature is lower due to reduced switch resistance
(RDS(ON)).
PC BOARD LAYOUT CHECKLIST
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
LTC3445. These items are also illustrated graphically in
Figures 9 and 10. Check the following in your layout:
1. The power traces, consisting of the GND trace, the SW
trace, the VCC1 trace and the VCC2 trace should be kept
short, direct and wide.
2. Does the FB pin connect directly to the output voltage
reference? Ensure that there is no load current running
from the reference voltage and the FB pin.
3. Does the (+) plate of CIN1 connect to VCC1 as closely as
possible? This capacitor provides the AC current to the
internal power MOSFETs.
4. Keep the switching node, SW, away from the sensitive
FB node.
5. Keep the (–) plates of CIN and COUT as close as possible.
APPLICATIO S I FOR ATIO
Figure 9
Figure 10
VCC1
10
VCC1
GND
OUT
3445 F09
SW
RUN
FB
GND
25
NC
12
GND
11
NC
13
SW
14
RUN
15
NC
16
VIA TO
OUT
VIA TO
FB
FB
17
CIN
COUT
L1
VCC1
10
3445 f10
GND
25
L1
VOUT
BOLD LINES INDICATE HIGH CURRENT PATH
VCC1
CIN
NC
12
GND
11
NC
13
SW
14
RUN
15
NC
16
FB
17
COUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com