LTC3552 datasheet(21/24 Pages) LINER

21 / 24 page

LTC3552

3552f

Figure 6. Suggested Layout

Figure 5. Layout Diagram

Board Layout Considerations

When laying out the printed circuit board, the following

checklist should be used to ensure proper operation of

the LTC3552. These items are also illustrated graphically

in the layout diagram of Figure 5. Check the following in

your layout:

1. Does the capacitor CS connect to the power VCC and GND

(exposed pad) as closely as possible? This capacitor

provides the AC current to the internal power MOSFETs

and their drivers.

2. The feedback signals VFB should be routed away from

noisy components and traces, such as the SW line, and

its trace should be minimized.

3. Are the COUT and L1 closely connected? The (–)

plate of COUT returns current to GND and the (–) plate

of CS.

4. Keep sensitive components away from the SW pins.

The input capacitor CS should be routed away from the

SW traces and the inductors.

5. A ground plane is preferred, but if not available, keep

the signal and power grounds segregated with small

signal components returning to the GND pin at one

point and should not share the high current path of

CS or COUT.

6. Flood all unused areas on all layers with copper. Flooding

with copper will reduce the temperature rise of power

components. These copper areas should be connected

to VCC or GND.

APPLICATIO S I FOR ATIO

VIN

VCC

VIN

VOUT2

VOUT1

POR

SW1

VFB1

GND

VFB2

SW2

MODE/SYNC

LTC3552

CIN

COUT2

COUT1

3552 F05

BOLD LINES INDICATE HIGH CURRENT PATHS

VOUT2

VOUT1

VIN

GND

3552 F06

COUT1

GND

VIA TO VFB2

VIA TO VFB1

LTC3552 데이터시트(PDF) 21 Page - Linear Technology

LTC3552 데이터시트(HTML) 21 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

데이터시트 다운로드

링크 URL