전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC4218CDHC 데이터시트(PDF) 4 Page - Linear Technology

부품명 LTC4218CDHC
상세설명  Hot Swap Controller
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC4218CDHC 데이터시트(HTML) 4 Page - Linear Technology

  LTC4218CDHC Datasheet HTML 1Page - Linear Technology LTC4218CDHC Datasheet HTML 2Page - Linear Technology LTC4218CDHC Datasheet HTML 3Page - Linear Technology LTC4218CDHC Datasheet HTML 4Page - Linear Technology LTC4218CDHC Datasheet HTML 5Page - Linear Technology LTC4218CDHC Datasheet HTML 6Page - Linear Technology LTC4218CDHC Datasheet HTML 7Page - Linear Technology LTC4218CDHC Datasheet HTML 8Page - Linear Technology LTC4218CDHC Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
LTC4218
4
4218fb
ELECTRICAL CHARACTERISTICS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All currents into pins are positive, all voltages are referenced to
GND unless otherwise specified.
The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VDD = 12V unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
ITIMER(RATIO)
TIMER Pin Current Ratio ITIMER(DN)/
ITIMER(UP)
●
1.6
2
2.7
%
IMON(FS)
IMON Fullscale Output Current
VSENSE+ – VSENSE– = 15mV
●
94
100
106
μA
IMON(OFF)
IMON Pin Offset Current
VSENSE+ – VSENSE– = 1mV
●
±0
±6
μA
GIMON
IMON Pin Gain
VSENSE+ – VSENSE– = 15mV and 1mV
●
6.47
6.67
6.87
μA/mV
AC Characteristics
tPHL(GATE)
Input High (OV), Input Low (UV) to GATE
Low Propagation Delay
VGATE < 16.5V Falling
●
35
μs
tPHL(SENSE)
VSENSE+ – VSENSE– High to GATE Low
Propagation Delay
VFB = 0, Step (VSENSE+ – VSENSE–) to
60mV, CGATE = 1.5nF, VGATE < 16.5V
Falling
●
0.2
1
μs
tD(ON)
Turn-On Delay
Step VUV to 2V, VGATE > 13V
●
50
100
150
ms
Note 3: An internal clamp limits the GATE pin to a maximum of 6.5V above
the SOURCE pin. Driving either GATE or SOURCE pin to voltages beyond
the clamp may damage the device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com