전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDK1302 데이터시트(PDF) 4 Page - Cadeka Microcircuits LLC.

부품명 CDK1302
상세설명  8-bit, 750 MSPS, Flash A/D Converter
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CADEKA [Cadeka Microcircuits LLC.]
홈페이지  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

CDK1302 데이터시트(HTML) 4 Page - Cadeka Microcircuits LLC.

  CDK1302 Datasheet HTML 1Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 2Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 3Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 9Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
©2008 CADEKA Microcircuits LLC
www.cadeka.com
4
Data Sheet
Electrical Characteristics
(TJ = TC = TA = +25°C , VEE = -5.2V, VRB = -2.0V, VRM = -1.0V, VRT = 0.00V, ƒCLK = 750MHz, Duty Cycle=50%,
unless otherwise specified)
cDK1302a
cDl1302B
symbol
parameter
conditions
Min
typ
Max
Min
typ
Max
units
Resolution
8
8
bits
DC Performance
DLE
Differential Linearity Error(1)
ƒclk = 100MHz
-1.0
+1.0
-1.5
+1.5
LSB
ILE
Integral Linearity Error(1)
ƒclk = 100MHz
-0.85
+0.95
-0.95
+1.5
LSB
No Missing Codes
Guaranteed
Guaranteed
Analog Input
Input Voltage Range(1)
VRB
VRT
VRB
VRT
V
Input Bias Current(1)
VIN = 0V
0.75
2.0
0.75
2.0
mA
Input Resistance
15
15
Input Capacitance
Over Full Input Range
15
15
pF
Input Bandwidth
Small Signal
900
900
MHz
Large Signal
500
500
MHz
Offset Error(2)
VRT
-30
+30
-30
+30
mV
Offset Error(2)
VRB
-30
+30
-30
+30
mV
Input Slew Rate
5
5
V/ns
Clock Synchronous Input Currents
2
2
μA
Reference Input
Ladder Resistance(1)
60
80
60
80
Ω
Reference Bandwidth
30
30
MHz
Timing Characteristics
Maximum Sample Rate(1)
750
750
MHz
Aperture Jitter
2
2
ps
Acquisition Time
250
250
ps
CLK to Data Delay(2)
0.9
1.4
1.9
0.9
1.4
1.9
ns
CLK to Data Ready Delay(2)
1.25
1.75
2.25
1.25
1.75
2.25
ns
Dynamic Performance
SNR
Signal-to-Noise Ratio
ƒIN = 50MHz(1)
46
44
dB
ƒIN = 250MHz(1)
44
42
dB
THD
Total Harmonic Distortion
ƒIN = 50MHz(1)
-45
-43
dBc
ƒIN = 250MHz(1)
-37
-35
dBc
SFDR
Spurious Free Dynamic Range
ƒIN = 50MHz(1)
48
44
dB
ƒIN = 250MHz(1)
40
36
dB
SINAD
Signal-to-Noise and Distortion
ƒIN = 50MHz(1)
43
41
dB
ƒIN = 250MHz(1)
36
34
dB
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
3. Typical Thermal Impedance:
θJC = +4°C/W.



Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com