| 전자부품 데이터시트 검색엔진 |
|
LVC86A 데이터시트(PDF) 3 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LVC86A 데이터시트(HTML) 3 Page - Texas Instruments |
|
3 / 17 page ![]() www.ti.com Absolute Maximum Ratings (1) Recommended Operating Conditions (1) SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCAS288P – JANUARY 1993 – REVISED APRIL 2005 over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT VCC Supply voltage range –0.5 6.5 V VI Input voltage range(2) –0.5 6.5 V VO Output voltage range(2)(3) –0.5 VCC + 0.5 V IIK Input clamp current VI < 0 –50 mA IOK Output clamp current VO < 0 –50 mA IO Continuous output current ±50 mA Continuous current through VCC or GND ±100 mA D package (4) 86 DB package(4) 96 θ JA Package thermal impedance NS package(4) 76 °C/W PW package(4) 113 RGY package(4) 47 Tstg Storage temperature range –65 150 °C Ptot Power dissipation TA = –40°C to 125°C(5)(6) 500 mW (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (3) The value of VCC is provided in the recommended operating conditions table. (4) The package thermal impedance is calculated in accordance with JESD 51-7. (5) For the D package: above 70 °C, the value of P tot derates linearly with 8 mW/K. (6) For the DB, DGV, NS, and PW packages: above 60 °C, the value of P tot derates linearly with 5.5 mW/K. SN54LVC86A –55 TO 125 °C UNIT MIN MAX Operating 2 3.6 VCC Supply voltage V Data retention only 1.5 VIH High-level input voltage VCC = 2.7 V to 3.6 V 2 V VIL Low-level input voltage VCC = 2.7 V to 3.6 V 0.8 V VI Input voltage 0 5.5 V VO Output voltage 0 VCC V VCC = 2.7 V –12 IOH High-level output current mA VCC = 3 V –24 VCC = 2.7 V 12 IOL Low-level output current mA VCC = 3 V 24 ∆t/∆v Input transition rise or fall rate 9 ns/V (1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 3 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |