전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TCM320AC36CDW 데이터시트(PDF) 11 Page - Texas Instruments

부품명 TCM320AC36CDW
상세설명  VOICE-BAND AUDIO PROCESSORS VBAPE
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TCM320AC36CDW 데이터시트(HTML) 11 Page - Texas Instruments

Back Button TCM320AC36CDW Datasheet HTML 7Page - Texas Instruments TCM320AC36CDW Datasheet HTML 8Page - Texas Instruments TCM320AC36CDW Datasheet HTML 9Page - Texas Instruments TCM320AC36CDW Datasheet HTML 10Page - Texas Instruments TCM320AC36CDW Datasheet HTML 11Page - Texas Instruments TCM320AC36CDW Datasheet HTML 12Page - Texas Instruments TCM320AC36CDW Datasheet HTML 13Page - Texas Instruments TCM320AC36CDW Datasheet HTML 14Page - Texas Instruments TCM320AC36CDW Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
TCM320AC36, TCM320AC37
VOICE-BAND AUDIO PROCESSORS (VBAP
™)
SLWS003C – MAY 1992 – REVISED APRIL – 1998
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
propagation delay times over recommended ranges of operating conditions, variable-data-rate mode (see
Figure 4)
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
tpd6
FSX high to DOUT bit 1 valid
CL = 0 to 10 pF
30
ns
tpd7
DCLKX high to DOUT valid, bits 2 to n
CL = 0 to 10 pF
40
ns
tpd8
FSX low to DOUT bit n Hi-Z
20
ns
PARAMETER MEASUREMENT INFORMATION
All timing parameters are referenced to VIH and VIL. Bit 1 = MSB (most significant bit) and is clocked in first on DIN
or clocked out first on DOUT. Bit n = LSB (least significant bit) and is clocked in last on DIN or is clocked out last on
DOUT. N = 8 for the companded mode, and N = 16 for the linear mode.
N–1
N
1
23
4
N – 1
N
1
N+1
N
N–1
N–2
4
3
2
1
0
CLK
FSR
DIN
tsu(FSR)
th(FSR)
See Note B
See Note A
th(DIN)
tsu(DIN)
Receive Time Slot
20%
20%
80%
80%
See Note C
N–2
NOTES: A. This window is allowed for FSR high.
B. This window is allowed for FSR low.
C. Transitions are measured at 50%.
Figure 1. Fixed-Data Rate Mode, Receive Side Timing Diagram
N–1
N–2
3
2
1
N+1
N
N–1
N–2
4
3
2
1
0
N
th(FSX)
CLK
FSX
DOUT
TSX
See Note B
tpd2
tpd3
tpd1
tpd4
tpd5
Transmit Time Slot
tsu(FSX)
20%
80%
20%
80%
See Note C
20%
80%
See Note A
NOTES: A. This window is allowed for FSX high.
B. This window is allowed for FSX low (th(FSX) max determined by data collision considerations).
C. Transitions are measured at 50%.
Figure 2. Fixed-Data Rate Mode, Transmit Side Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com