전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMS320 데이터시트(PDF) 25 Page - Texas Instruments

부품명 TMS320
상세설명  SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320 데이터시트(HTML) 25 Page - Texas Instruments

Back Button TMS320 Datasheet HTML 21Page - Texas Instruments TMS320 Datasheet HTML 22Page - Texas Instruments TMS320 Datasheet HTML 23Page - Texas Instruments TMS320 Datasheet HTML 24Page - Texas Instruments TMS320 Datasheet HTML 25Page - Texas Instruments TMS320 Datasheet HTML 26Page - Texas Instruments TMS320 Datasheet HTML 27Page - Texas Instruments TMS320 Datasheet HTML 28Page - Texas Instruments TMS320 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 69 page
background image
TMS32020
SPRS010B — MAY 1987 — REVISED NOVEMBER 1990
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77001
25
RS, INT, BIO, AND XF TIMING
switching characteristics over recommended operating conditions (see Note 3 and 8)
PARAMETER
MIN
TYP
MAX
UNIT
td(RS)
CLKOUT1 low to reset state entered
45
ns
td(IACK)
CLKOUT1 to IACK valid
– 25
0
25
ns
td(XF)
XF valid before falling edge of STRB
Q – 30
ns
NOTES: 3. Q = 1/4tc(C).
8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met,
the exact sequence shown in the timing diagrams will occur.
timing requirements over recommended operating conditions (see Note 3 and 8)
MIN
NOM
MAX
UNIT
tsu(IN)
INT/BIO/RS setup before CLKOUT1 high
50
ns
th(IN)
INT/BIO/RS hold after CLKOUT1 high
0
ns
tf(IN)
INT/BIO fall time
15†
ns
tw(IN)
INT/BIO low pulse duration
tc(C)
ns
tw(RS)
RS low pulse duration
3tc(C)
ns
† Value derived from characterization data and not tested.
NOTES: 3. Q = 1/4tc(C).
8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met,
the exact sequence shown in the timing diagrams will occur.
HOLD TIMING
switching characteristics over recommended operating conditions (see Note 3)
PARAMETER
MIN
TYP
MAX
UNIT
td(C1L-AL)
HOLDA low after CLKOUT1 low
–25†
25
ns
tdis(AL-A)
HOLDA low to address three-state
15†
ns
tdis(C1L-A)
Address three-state after CLKOUT1 low (HOLD mode, see Note 9)
30†
ns
td(HH-AH)
HOLD high to HOLDA high
50
ns
ten(A-C1L)
Address driven before CLKOUT1 low (HOLD mode, see Note 9)
10†
ns
† Value derived from characterization data and not tested.
NOTES: 3. Q = 1/4tc(C).
9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as “address.”
timing requirements over recommended operating conditions (see Note 3)
MIN
NOM
MAX
UNIT
td(C2H-H)
HOLD valid after CLKOUT2 high
Q – 45
ns
NOTE 3: Q = 1/4tc(C).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com