전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320C44 데이터시트(PDF) 39 Page - Texas Instruments

부품명 TMS320C44
상세설명  DIGITAL SIGNAL PROCESSOR
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320C44 데이터시트(HTML) 39 Page - Texas Instruments

Back Button TMS320C44 Datasheet HTML 34Page - Texas Instruments TMS320C44 Datasheet HTML 35Page - Texas Instruments TMS320C44 Datasheet HTML 36Page - Texas Instruments TMS320C44 Datasheet HTML 37Page - Texas Instruments TMS320C44 Datasheet HTML 38Page - Texas Instruments TMS320C44 Datasheet HTML 39Page - Texas Instruments TMS320C44 Datasheet HTML 40Page - Texas Instruments TMS320C44 Datasheet HTML 41Page - Texas Instruments TMS320C44 Datasheet HTML 42Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 39 / 42 page
background image
TMS320C44
DIGITAL SIGNAL PROCESSOR
SPRS031B – AUGUST 1994 – REVISED DECEMBER 1995
39
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
timing for communication-token transfer sequence, output to an input port [P = tc(H)]
(see Figure 26)†
NO.
MIN
MAX
UNIT
1‡
td(CRQL - CAL)T
Delay time, CREQx low to start of CACKx going low for
token-request-acknowledge
P+5
2P + 22
ns
2‡
td(CRDYL - CAL)T
Delay time, CRDYx low at end of word-transfer out to start of CACKx going low
P+6
2P + 27
ns
3
td(CAL - CD)I
Delay time, start of CACKx going low to CxDx change from outputs to inputs
0.5P – 8
0.5P + 8
ns
4
td(CAL - CRDY)T
Delay time, start of CACKx going low to CRDYx change from an input to output,
high level
0.5P – 8
0.5P + 8
ns
5‡
td(CRQH - CRQ)T
Delay time, CREQx high to CREQx change from an input to output, high level
4
22
ns
6‡
td(CRQH - CA)T
Delay time, CREQx high to CACKx change from output to an input
4
22
ns
7‡
td(CRQH - CS)T
Delay time, CREQx high to CSTRBx change from output to an input
4
22
ns
8‡
td(CRQH - CRQL)T
Delay time, CREQx high to CREQx low for the next token-request
P–4
2P + 8
ns
9
td(CAL - CDIRH)
Delay time, CACKx low to CDIRx high, change from output to input
0.5P – 8
0.5P + 10
ns
† These values are characterized but not tested.
‡ These timing parameters result from synchronizer delays and are referenced from the falling edge of H1. The inputs (that cause the output-signal
pins to change values) are sampled on H1 falling. The minimum delay occurs when the input condition occurs just before H1 falling, and the
maximum delay occurs when the input condition occurs just after H1 falling.
CREQx
CACKx
CSTRBx
CxDx
CRDYx
= When signal is an input (clear = when signal is an output).
Valid Data
1
5
6
7
8
3
4
2
Valid Data
CDIRx
9
NOTE A: Before the token exchange, CACKx, CSTRBx, and CxD7 – CxD0 are asserted by the ’C44 sending data. CREQx and CRDYx are
input signals asserted by the ’C44 receiving data and are asynchronous with respect to the H1 clock of the sending ’C44. After token
exchange, CREQx and CRDYx become outputs, and CSTRBx, CACKx, and CxD7 – CxD0 become inputs.
Figure 26. Communication-Token Transfer Sequence, Output to an Input Port [P = tc(H)]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com