TMS77C82 datasheet(28/49 Pages) TI

28 / 49 page

TMS370Cx0x

8-BIT MICROCONTROLLER

SPNS029C – SEPTEMBER 1995 – REVISED FEBRUARY 1997

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

serial communications interface 1 (SCI1) module (continued)

The SCI1 module block diagram is illustrated in Figure 11.

RXCTL.4 – 2

FE OE PE

RX ERROR

SCICTL.3

TXWAKE

SCICCR.6 SCICCR.5

EVEN / ODD ENABLE

PARITY

Frame Format and Mode

WUT

TXBUF.7 – 0

Transmit Data

Buffer Reg.

TXSHF Reg.

TXCTL.7

TXCTL.6

TXRDY

TX EMPTY

SCI TX Interrupt

TXCTL.0

TXENA

SCICTL.4

BAUD MSB. 7 – 0

Baud Rate

MSbyte Reg.

BAUD LSB. 7 – 0

Baud Rate

LSbyte Reg.

CLOCK

SCICTL.1

SCITXD

SCI TX INT ENA

RXCTL.7

ERR

RXSHF Reg.

RXCTL.1

Receive Data

Buffer Reg.

RXBUF.7 – 0

RXENA

RXCTL.6

RXCTL.5

RXRDY

BRKDT

SCI RX Interrupt

RXCTL.0

SCI RX INT ENA

SCIPRI.6

SCIPRI.5

Level 1 INT

Level 2 INT

Level 1 INT

Level 2 INT

SCITX PRIORITY

SCIRX PRIORITY

SCITXD

SCIPC2.7 – 4

SCICLK

SCIPC1.3 – 0

SCIRXD

SCIPC2.3 – 0

SCICTL.0

RXWAKE

SYSCLK

Figure 11. SCI1 Block Diagram

instruction set overview

Table 15 provides an opcode-to-instruction cross-reference of all 73 instructions and 274 opcodes of the

‘370Cx0x instruction set. The numbers at the top of this table represent the most significant nibble of the opcode

while the numbers at the left side of the table represent the least significant nibble. The instructions for these

two opcode nibbles contain the mnemonic, operands, and byte / cycle particular to that opcode.

For example, the opcode B5h points to the CLR A instruction. This instruction contains one byte and executes

in eight SYSCLK cycles.

TMS77C82 데이터시트(PDF) 28 Page - Texas Instruments

TMS77C82 데이터시트(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

데이터시트 다운로드

링크 URL