TSB41BA3DIPFP datasheet(15/59 Pages) TI

15 / 59 page

RECOMMENDED OPERATING CONDITIONS

TSB41BA3D

www.ti.com ............................................................................................................................................... SLLS959A – DECEMBER 2008 – REVISED MARCH 2009

MIN

TYP(1)

MAX

UNIT

Source power node

3.3

3.6

Supply voltage, 3.3 VDD

Nonsource power node

3(2)

3.3

3.6

TSB41BA3D

1.7

1.85

Supply voltage, 1.8 VDD

TSB41BA3DI

1.75

1.85

LREQ, CTL0, CTL1, D0–D7, LCLK_PMC

2.6

S5_LKON, S4, S3, S2_PC0, S1_PC1, S0_PC2,

High-level input voltage, VIH

SLPEN, PD, BMODE, TPBIAS0_SD0, TPBIAS1_SD1,

0.7 VDD

TPBIAS2_SD2

RESET

0.6 VDD

LREQ, CTL0, CTL1, D0–D7, LCLK_PMC

1.2

S5_LKON, S4, S3, S2_PC0, S1_PC1, S0_PC2,

Low-level input voltage, VIL

SLPEN, PD, BMODE, TPBIAS0_SD0, TPBIAS1_SD1,

0.2 VDD

TPBIAS2_SD2

RESET

0.3 VDD

Output current, IOL/OH

CTL0, CTL1, D0–D7, S5_LKON, PINT, PCLK

–4

Output current, IO

TPBIAS outputs

–5.6

1.3

RθJA = 19°C/W, TA = 70°C

84.1

RθJA = 31.5°C/W, TA = 70°C

93.3

Maximum junction temperature, TJ

RθJA = 49.2°C/W, TA = 70°C

106.4

(see RθJA values listed in thermal

°C

RθJA = 19°C/W, TA = 85°C

99.1

characteristics table)

RθJA = 31.5°C/W, TA = 85°C

108.4

RθJA = 49.2°C/W, TA = 85°C

121.5

1394b Differential input voltage, VID

Cable inputs, during data reception

200

800

Cable inputs, during data reception

118

260

1394a Differential input voltage, VID

Cable inputs, during arbitration

168

265

TPB cable inputs, source power node

0.4706

2.515

1394a Common-mode input voltage,

VIC

TPB cable inputs, nonsource power node

0.4706

2.015(2)

Power-up reset time, tpu

RESET input

2(3)

TPA, TPB cable inputs, S100 operation

±1.08

1394a receive input jitter

TPA, TPB cable inputs, S200 operation

0.5

TPA, TPB cable inputs, S400 operation

±0.315

Between TPA and TPB cable inputs, S100 operation

±0.8

1394a receive input skew

Between TPA and TPB cable inputs, S200 operation

±0.55

Between TPA and TPB cable inputs, S400 operation

±0.5

(1)

All typical values are at VDD = 3.3 V and TA = 25°C.

(2)

For a node that does not source power, see Section 4.2.2.2 in IEEE 1394a-2000.

(3)

Time after valid clock received at PHY XI input terminal.

Submit Documentation Feedback

Product Folder Link(s): TSB41BA3D

TSB41BA3DIPFP 데이터시트(PDF) 15 Page - Texas Instruments

TSB41BA3DIPFP 데이터시트(HTML) 15 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

데이터시트 다운로드

링크 URL