| 전자부품 데이터시트 검색엔진 |
|
TSV622AIST 데이터시트(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TSV622AIST 데이터시트(HTML) 13 Page - STMicroelectronics |
|
13 / 25 page ![]() TSV62x Application information Doc ID 15689 Rev 2 13/25 4 Application information 4.1 Operating voltages The TSV62x can operate from 1.5 to 5.5 V. Their parameters are fully specified for 1.8-, 3.3- and 5-V power supplies. However, the parameters are very stable in the full VCC range and several characterization curves show the TSV62x characteristics at 1.5 V. Additionally, the main specifications are guaranteed in extended temperature ranges from -40° C to +125° C. 4.2 Rail-to-rail input The TSV62x are built with two complementary PMOS and NMOS input differential pairs. The devices have a rail-to-rail input, and the input common mode range is extended from VCC- - 0.1 V to VCC+ + 0.1 V. The transition between the two pairs appears at VCC+ - 0.7 V. In the transition region, the performance of CMRR, PSRR, Vio (Figure 16 and Figure 17) and THD is slightly degraded. The devices are guaranteed without phase reversal. 4.3 Rail-to-rail output The operational amplifier’s output level can go close to the rails: 35 mV maximum above and below the rail when connected to a 10 k Ω resistive load to VCC/2. Figure 16. Input offset voltage vs input common mode at VCC = 1.5 V Figure 17. Input offset voltage vs input common mode at VCC = 5 V |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |