 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LTM9002 데이터시트(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTM9002 데이터시트(HTML) 6 Page - Linear Technology |
|
|
6 / 28 page  LTM9002 6 9002f Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All voltage values are with respect to ground with GND and OGND wired together (unless otherwise noted). Note 3: OVDD = VCC = VDD = 3V, fSAMPLE = MAX, input range = VIN with differential drive, CLKA = CLKB, VINCM = 1.25V, AMPSHDN = ADCSHDN = 0V, unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS fS Sampling Frequency LTM9002-AA l 1 125 MHz LTM9002-LA l 1 65 MHz tL CLK Low Time Duty Cycle Stabilizer Off (Note 6), LTM9002-AA Duty Cycle Stabilizer On (Note 6), LTM9002-AA l l 3.8 3 4 4 500 500 ns ns tH CLK High Time Duty Cycle Stabilizer Off (Note 6), LTM9002-AA Duty Cycle Stabilizer On (Note 6), LTM9002-AA l l 3.8 3 4 4 500 500 ns ns tL CLK Low Time Duty Cycle Stabilizer Off (Note 6), LTM9002-LA Duty Cycle Stabilizer On (Note 6), LTM9002-LA l l 7.3 5 7.7 7.7 500 500 ns ns tH CLK High Time Duty Cycle Stabilizer Off (Note 6), LTM9002-LA Duty Cycle Stabilizer On (Note 6), LTM9002-LA l l 7.3 5 7.7 7.7 500 500 ns ns tAP Absolute Aperture Delay 0ns tD CLK to DATA Delay CL = 5pF (Note 6) l 1.4 2.7 5.4 ns tC CLK to CLKOUT Delay CL = 5pF (Note 6) l 1.4 2.7 5.4 ns DATA to CLKOUT Skew (tD – tC) (Note 6) l –0.6 0 0.6 ns tMD MUX to DATA Delay CL = 5pF (Note 6) l 1.4 2.7 5.4 ns DATA Access Time After OE ↓ CL = 5pF (Note 6) l 4.3 10 ns BUS Relinquish Time (Note 6) l 3.3 8.5 ns Pipeline Latency 5 Cycles SPI Interface for Aux DACs, VDD = 2.7V to 3.6V t1 SDI Valid to SCK Setup 4 ns t2 SDI Valid to SCK Hold 4 ns t3 SCK High Time 9ns t4 SCK Low Time 9ns t5 CS/LD Pulse Width 10 ns t6 LSB SCK High to CS/LD 7 ns t7 CS/LD Low to SCK High 7 ns t10 CS/LD High to SCK Positive Edge 7 ns SCK Frequency 50% Duty Cycle 50 MHz The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 6) (Not applicable for LTM9002-LA) TIMING CHARACTERISTICS Note 4: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band. Note 5: Offset error is the output code resulting when the inputs are shorted together. The output code is converted to millivolts. Note 6: Guaranteed by design, not subject to test. Note 7: VDD = 3V, fSAMPLE = MAX, input range = VIN with differential drive. The supply current and power dissipation are the sum total for both channels with both channels active. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
