전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPT7860 데이터시트(PDF) 7 Page - Cadeka Microcircuits LLC.

부품명 SPT7860
상세설명  10-BIT, 40 MSPS, 175 mW A/D CONVERTER
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CADEKA [Cadeka Microcircuits LLC.]
홈페이지  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

SPT7860 데이터시트(HTML) 7 Page - Cadeka Microcircuits LLC.

Back Button SPT7860 Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 9Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 10Page - Cadeka Microcircuits LLC. SPT7860 Datasheet HTML 11Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
7
5/25/01
SPT7860
TYPICAL INTERFACE CIRCUIT
Very few external components are required to achieve the
stated device performance. Figure 2 shows the typical in-
terface requirements when using the SPT7860 in normal
circuit operation. The following sections provide descrip-
tions of the major functions and outline critical perfor-
mance criteria to consider for achieving the optimal device
performance.
POWER SUPPLIES AND GROUNDING
ply voltages on the SPT7860 be derived from a single ana-
log supply as shown in figure 2. A separate digital supply
using this power supply configuration to prevent a possible
latch-up condition on powerup.
OPERATING DESCRIPTION
The general architecture for the CMOS ADC is shown in
the block diagram. The design contains 16 identical suc-
cessive approximation ADC sections, all operating in par-
allel, a 16-phase clock generator, an 11-bit 16:1 digital
output multiplexer, correction logic, and a voltage refer-
ence generator that provides common reference levels for
each ADC section.
The high sample rate is achieved by using multiple SAR
ADC sections in parallel, each of which samples the input
signal in sequence. Each ADC uses 16 clock cycles to
complete a conversion. The clock cycles are allocated as
shown in table II.
VRHF
VRLS
VRLF
VRHS
VIN
CLK
VCAL
DAV
D10
D1
EN
AVDD AGND DGND* DVDD
Ref In
(+4 V)
VIN
CLK IN
Enable/Tri-State
(Enable = Active Low)
Interfacing
Logics
SPT7860
DGND
+
10 µF
+5 V
Digital
+5 V
Digital
RTN
3.3/5
L1
NOTES: 1) L1 is to be located as closely to the device as possible.
2) All capacitors are 0.1 µF surface-mount unless otherwise specified.
3) L1 is a 10 µH inductor or a ferrite bead.
+A5
AGND
+
10 µF
+5 V
Analog
+5 V
Analog
RTN
+A5
*To reduce the possibility of latch-up, avoid
connecting the DGND pins of the ADC to the
digital ground of the system.
3.3/5
3.3/5
D9
D8
D7
D6
D5
D4
D3
D2
D0
DVDD
DGND
Figure 2 – Typical Interface Circuit
CADEKA suggests that both the digital and the analog sup-
should be used for all interface circuitry. CADEKA suggests



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com