| 전자부품 데이터시트 검색엔진 |
|
SPT9691 데이터시트(PDF) 6 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
SPT9691 데이터시트(HTML) 6 Page - Cadeka Microcircuits LLC. |
|
6 / 10 page ![]() SPT9691 GENERAL INFORMATION The SPT9691 is an ultrahigh-speed dual voltage compara- tor. It offers tight absolute characteristics. The device has differential analog inputs and complementary logic outputs compatible with ECL systems. The output stage is adequate for driving terminated 50 ohm transmission lines. The SPT9691 has a complementary latch enable control for each comparator. Both should be driven by standard ECL logic levels. A common mode voltage range of -4 V to +8 V is achieved by a proprietary JFET input design which requires a separate negative power supply (AVEE). The dual comparators have separate AVCC, AVEE, DVEE, and grounds for each comparator to achieve high crosstalk rejec- tion. Single channel operation can be accomplished by float- ing all pins (including the ground and supply pins) of the unused comparator. Power dissipation during single channel operation is 50% of the dissipation during dual channel operation. Figure 2 - Internal Function Diagram CLK BUF LE LE LATCH ECL OUT REF 1 REF 2 DVEE VCC GND PRE AMP + - +IN - IN AV EE Q Q 6 10/6/97 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |