전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9547BCPZ 데이터시트(PDF) 19 Page - Analog Devices

부품명 AD9547BCPZ
상세설명  Dual/Quad Input Network Clock Generator/Synchronizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9547BCPZ 데이터시트(HTML) 19 Page - Analog Devices

Back Button AD9547BCPZ Datasheet HTML 15Page - Analog Devices AD9547BCPZ Datasheet HTML 16Page - Analog Devices AD9547BCPZ Datasheet HTML 17Page - Analog Devices AD9547BCPZ Datasheet HTML 18Page - Analog Devices AD9547BCPZ Datasheet HTML 19Page - Analog Devices AD9547BCPZ Datasheet HTML 20Page - Analog Devices AD9547BCPZ Datasheet HTML 21Page - Analog Devices AD9547BCPZ Datasheet HTML 22Page - Analog Devices AD9547BCPZ Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 104 page
background image
AD9547
Rev. 0 | Page 19 of 104
–160
–150
–140
–130
–120
–110
–100
–90
–80
–70
100
1k
10k
100k
1M
10M
100M
FREQUENCY OFFSET (Hz)
INTEGRATED RMS JITTER (PHASE NOISE):
5kHz TO 20MHz: 361fs (–69.0dBc)
20kHz TO 80MHz: 441fs (–67.3dBc) (EXTRAPOLATED)
Figure 7. Additive Phase Noise (Output Driver = LVPECL),
fREF = 19.44 MHz, fO = 155.52 MHz,
LBW = 1 kHz, fSYSCLK = 50 MHz, PLL On
–160
–150
–140
–130
–120
–110
–100
–90
–80
–70
100
1k
10k
100k
1M
10M
100M
FREQUENCY OFFSET (Hz)
INTEGRATED RMS JITTER (PHASE NOISE):
12kHz TO 20MHz: 245fs (–65.0dBc)
20kHz TO 80MHz: 300fs (–64.3dBc)
Figure 8. Additive Phase Noise (Output Driver = LVPECL),
fREF = 19.44 MHz, fO = 155.52 MHz,
LBW = 1 kHz, fSYSCLK = 50 MHz (Crystal), PLL On with
2× Frequency Multiplier, ICP = 375 μA, LF = External (350 kHz)
ROHDE & SCHWARZ
SMA100 (1GHz)
ROHDE & SCHWARZ
SMA100 (50MHz)
20MHz OCXO
–170
–160
–150
–140
–130
–120
–110
–100
–90
100
1k
10k
100k
1M
10M
FREQUENCY OFFSET (Hz)
Figure 9. Phase Noise of SYSCLK Input Sources
–160
–150
–140
–130
–120
–110
–100
–90
–80
–70
100
1k
10k
100k
1M
10M
100M
FREQUENCY OFFSET (Hz)
ROHDE & SCHWARZ
SMA100 (1GHz)
ROHDE & SCHWARZ
SMA100 (50MHz)
50MHz CRYSTAL
Figure 10. Additive Phase Noise Comparison of SYSCLK Input Options
(Output Driver = LVPECL),
fREF = 19.44 MHz, fO = 311.04 MHz, LBW = 1 kHz
100
1k
10k
100k
1M
10M
100M
FREQUENCY OFFSET (Hz)
–160
–150
–140
–130
–120
–110
–100
–90
–80
–70
INTEGRATED RMS JITTER (PHASE NOISE):
5kHz TO 20MHz: 336fs (–69.7dBc)
20kHz TO 80MHz: 425fs (–67.6dBc)
Figure 11. Additive Phase Noise (Output Driver = LVPECL),
fREF = 8 kHz, fO = 155.52 MHz,
LBW = 100 Hz, fSYSCLK = 50 MHz (Crystal), PLL On
–70
–60
–50
–40
–30
–20
–10
0
10
10
100
1k
10k
100k
FREQUENCY OFFSET (Hz)
CLOSED-LOOP PEAKING: 0.04dB
Figure 12. Jitter Transfer Bandwidth, Output Driver = LVPECL,
fREF = 19.44 MHz, fO = 155.52 MHz,
LBW = 100 Hz (Phase Margin = 88°), fSYSCLK = 1 GHz, PLL Off



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com