전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9548/PCBZ 데이터시트(PDF) 16 Page - Analog Devices

부품명 AD9548/PCBZ
상세설명  Quad/Octal Input Network Clock Generator/Synchronizer
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9548/PCBZ 데이터시트(HTML) 16 Page - Analog Devices

Back Button AD9548/PCBZ Datasheet HTML 12Page - Analog Devices AD9548/PCBZ Datasheet HTML 13Page - Analog Devices AD9548/PCBZ Datasheet HTML 14Page - Analog Devices AD9548/PCBZ Datasheet HTML 15Page - Analog Devices AD9548/PCBZ Datasheet HTML 16Page - Analog Devices AD9548/PCBZ Datasheet HTML 17Page - Analog Devices AD9548/PCBZ Datasheet HTML 18Page - Analog Devices AD9548/PCBZ Datasheet HTML 19Page - Analog Devices AD9548/PCBZ Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 112 page
background image
AD9548
Rev. 0 | Page 16 of 112
Pin No.
Mnemonic
Input/
Output
Pin Type
Description
23, 24
AVDD
I
Power
1.8 V Analog (DAC) Power Supply.
26
CLKINN
I
Differential
input
Clock Distribution Input. In standard operating mode, this pin is connected to the
filtered DACOUTN output. This internally biased input is typically ac-coupled and,
when configured as such, can accept any differential signal whose single-ended
swing is at least 400 mV.
27
CLKINP
I
Differential
input
Clock Distribution Input. In standard operating mode, this pin is connected to the
filtered DACOUTP output
29
AVDD
I
Power
1.8 V Analog (Input Receiver) Power Supply.
30
OUT_RSET
O
Current set
resistor
Connect an optional 3.12 kΩ resistor from this pin to ground (see the Output
Current Control with an External Resistor section).
31, 37, 38,
44
AVDD3
I
Power
Analog Supply for Output Driver. These pins are normally 3.3 V but can be 1.8 V.
Pin 31 powers Out0x. Pin 37 powers OUT1x. Pin 38 powers OUT2x. Pin 44 powers
OUT3x. Apply power to these pins even if the corresponding outputs (OUT0P/
OUT0N, OUT1P/ OUT1N, OUT2P/ OUT2N, and OUT3P/ OUT3N) are not used. See
the Power Supply Partitions section.
32
OUT0P
O
LVPECL,
LVDS, or
CMOS
Output 0. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS
operation can be either 1.8 V or 3.3 V, depending on the output driver power
supply.
33
OUT0N
O
LVPECL,
LVDS, or
CMOS
Complementary Output 0. This output can be configured as LVPECL, LVDS, or
single-ended CMOS.
34, 41
AVDD
I
Power
1.8 V Analog (Output Divider) Power Supply.
35
OUT1P
O
LVPECL,
LVDS, or
CMOS
Output 1. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS
operation can be either 1.8 V or 3.3 V, depending on the output driver power
supply.
36
OUT1N
O
LVPECL,
LVDS, or
CMOS
Complementary Output 1. This output can be configured as LVPECL, LVDS, or
single-ended CMOS.
39
OUT2P
O
LVPECL,
LVDS, or
CMOS
Output 2. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS
operation can be either 1.8 V or 3.3 V, depending on the output driver power
supply.
40
OUT2N
O
LVPECL,
LVDS, or
CMOS
Complementary Output 2. This output can be configured as LVPECL, LVDS, or
single-ended CMOS.
42
OUT3P
O
LVPECL,
LVDS, or
CMOS
Output 3. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS
operation can be either 1.8 V or 3.3 V, depending on the output driver power
supply.
43
OUT3N
O
LVPECL,
LVDS, or
CMOS
Complementary Output 3. This output can be configured as LVPECL, LVDS, or
single-ended CMOS.
47
AVDD3
I
Power
3.3 V Analog (System Clock) Power Supply.
48
SYSCLK_VREG
I
System Clock Loop Filter Voltage Regulator. Connect a 0.1 μF capacitor from this
pin to ground. This pin is also the ac ground reference for the integrated SYSCLK
PLL multiplier’s external loop filter (see the SYSCLK PLL Multiplier section).
49
SYSCLK_LF
O
System Clock Multiplier Loop Filter. When using the frequency multiplier to drive
the system clock, an external loop filter can be attached to this pin.
50, 55
AVDD
I
Power
1.8 V Analog (System Clock) Power Supply.
52
SYSCLKN
I
Differential
input
Complementary System Clock Input. Complementary signal to SYSCLKP. SYSCLKN
contains internal dc biasing and should be ac-coupled with a
0.01 μF capacitor, except when using a crystal, in which case connect the crystal
across SYSCLKP and SYSCLKN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com