| 전자부품 데이터시트 검색엔진 |
|
AD9551/PCBZ 데이터시트(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9551/PCBZ 데이터시트(HTML) 7 Page - Analog Devices |
|
7 / 40 page ![]() AD9551 Rev. B | Page 7 of 40 Parameter Min Typ Max Unit Test Conditions/Comments Input Logic 1 Current 1 μA Input Logic 0 Current 1 μA Input Capacitance 2 pF Output Output Logic 1 Voltage 2.8 V 1 mA load current Output Logic 0 Voltage 0.3 V 1 mA load current SERIAL CONTROL PORT TIMING Table 10. Parameter Limit Unit SCLK Clock Rate, 1/tCLK 50 MHz max Pulse Width High, tHIGH 3 ns min Pulse Width Low, tLOW 3 ns min SDIO to SCLK Setup, tDS 4 ns min SCLK to SDIO Hold, tDH 0 ns min SCLK to Valid SDIO, tDV 13 ns max CS to SCLK Setup (tS) and Hold (tH) 0 ns min CS Minimum Pulse Width High 6.4 ns min |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |