| 전자부품 데이터시트 검색엔진 |
|
SMB117 데이터시트(PDF) 26 Page - Summit Microelectronics, Inc. |
|
|
|||||||||||||||||||||||||||||
SMB117 데이터시트(HTML) 26 Page - Summit Microelectronics, Inc. |
|
26 / 32 page ![]() SMB113A/B/SMB117/A Preliminary Information Summit Microelectronics, Inc 2111 2.4 6/24/2008 26 APPLICATIONS INFORMATION (CONTINUED) The input capacitance must be chosen such that the rise and fall times specified in the datasheet do not exceed ~5% of the switching period. To ensure the maximum load current will not exceed the power rating of the FET, the power dissipation of each FET must be determined. It is important to look at each FET individually and then add the power dissipation of complementary FETs after the power dissipation over one cycle has been determined. The Power dissipation can be approximated as follows: Equation 3: ON L DSON T I R P * * ~ 2 Where TON is the on time of the primary switch. TON can be calculated as follows: Equations 4, 5: T V V PFET Buck T V V NFET Buck IN O IN O * : * ) 1 ( : − − − Compensation: Summit provides a design tool to called Summit Power Designer” that will automatically calculate the compensation values for a design or allow the system to be customized for a particular application. The power designer software can be found at http://www.summitmicro.com/prod_select/xls/SummitP owerDesigner_Install.zip. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |