| 전자부품 데이터시트 검색엔진 |
|
ST7263BEx 데이터시트(PDF) 116 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263BEx 데이터시트(HTML) 116 Page - STMicroelectronics |
|
116 / 186 page ![]() On-chip peripherals ST7263Bxx 116/186 Doc ID 7516 Rev 8 11.5.5 Low power modes 11.5.6 Interrupts Figure 49. Event flags and interrupt generation 1. EVF can also be set by EV6 or an error from the SR2 register. The I²C interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction). Table 41. Low power modes Mode Description WAIT No effect on I²C interface. I²C interrupts cause the device to exit from Wait mode. HALT I²C registers are frozen. In Halt mode, the I²C interface is inactive and does not acknowledge data on the bus. The I²C interface resumes operation when the MCU is woken up by an interrupt with “exit from Halt mode” capability. Table 42. Interrupts Interrupt event Event flag Enable control bit Exit from Wait Exit from Halt End of Byte Transfer Event BTF ITE Yes No Address Matched Event (Slave mode) ADSL Yes No Start Bit Generation Event (Master mode) SB Yes No Acknowledge Failure Event AF Yes No Stop Detection Event (Slave mode) STOPF Yes No Arbitration Lost Event (Multimaster configuration) ARLO Yes No Bus Error Event BERR Yes No BTF ADSL SB AF STOPF ARLO BERR EVF INTERRUPT ITE (1) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |