| 전자부품 데이터시트 검색엔진 |
|
STM32F101C4T6ATR 데이터시트(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F101C4T6ATR 데이터시트(HTML) 55 Page - STMicroelectronics |
|
55 / 73 page ![]() STM32F101x4, STM32F101x6 Electrical characteristics Doc ID 15058 Rev 3 55/74 Table 38. I2C characteristics Symbol Parameter Standard mode I2C(1) 1. Guaranteed by design, not tested in production. Fast mode I2C(1)(2) 2. fPCLK1 must be higher than 2 MHz to achieve the maximum standard mode I 2C frequency. It must be higher than 4 MHz to achieve the maximum fast mode I2C frequency. Unit Min Max Min Max tw(SCLL) SCL clock low time 4.7 1.3 µs tw(SCLH) SCL clock high time 4.0 0.6 tsu(SDA) SDA setup time 250 100 ns th(SDA) SDA data hold time 0(3) 3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal. 0(4) 4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL. 900(3) tr(SDA) tr(SCL) SDA and SCL rise time 1000 20+0.1Cb 300 tf(SDA) tf(SCL) SDA and SCL fall time 300 300 th(STA) Start condition hold time 4.0 0.6 µs tsu(STA) Repeated Start condition setup time 4.7 0.6 tsu(STO) Stop condition setup time 4.0 0.6 µs tw(STO:STA) Stop to Start condition time (bus free) 4.7 1.3 µs Cb Capacitive load for each bus line 400 400 pF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |