전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC05 데이터시트(PDF) 75 Page - Motorola, Inc

부품명 HC05
상세설명  High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HC05 데이터시트(HTML) 75 Page - Motorola, Inc

Back Button HC05 Datasheet HTML 71Page - Motorola, Inc HC05 Datasheet HTML 72Page - Motorola, Inc HC05 Datasheet HTML 73Page - Motorola, Inc HC05 Datasheet HTML 74Page - Motorola, Inc HC05 Datasheet HTML 75Page - Motorola, Inc HC05 Datasheet HTML 76Page - Motorola, Inc HC05 Datasheet HTML 77Page - Motorola, Inc HC05 Datasheet HTML 78Page - Motorola, Inc HC05 Datasheet HTML 79Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 232 page
background image
MC68HC05X16
Rev. 1
MOTOROLA
5-13
MOTOROLA CAN MODULE (MCAN)
5
RIF — Receive interrupt flag
The RIF bit is set by the MCAN when a new message is available in the receive buffer, and the RIE
bit in CCNTRL is set. At the same time RBS is set. Like all the bits in this register, RIF is cleared
by reading the register, or when reset request is set.
1 (set)
–
A new message is available in the receive buffer.
0 (clear) –
No receive interrupt has occurred.
5.3.5
MCAN acceptance code register (CACC)
On reception each message is written into the current receive buffer. The MCU is only signalled to
read the message however, if it passes the criteria in the acceptance code and acceptance mask
registers (accepted); otherwise, the message will be overwritten by the next message (dropped).
Note:
This register can only be accessed when the reset request bit in the CCNTRL register
is set.
AC7 – AC0 — Acceptance code bits
AC7 – AC0 comprise a user defined sequence of bits with which the 8 most significant bits of the
data identifier (ID10 – ID3) are compared. The result of this comparison is then masked with the
acceptance mask register. Once a message has passed the acceptance criterion the respective
identifier, data length code and data are sequentially stored in a receive buffer, providing there is
one free. If there is no free buffer, the data overrun condition will be signalled.
On acceptance the receive buffer status bit is set to full and the receive interrupt bit is set (provided
RIE = enabled).
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
MCAN acceptance code (CACC)
$0024
AC7
AC6
AC5
AC4
AC3
AC2
AC1
AC0
Undefined
73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com