| 전자부품 데이터시트 검색엔진 |
|
MCP73833-AMI/MF 데이터시트(PDF) 3 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP73833-AMI/MF 데이터시트(HTML) 3 Page - Microchip Technology |
|
3 / 32 page ![]() © 2009 Microchip Technology Inc. DS22005B-page 3 MCP73833/4 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings VDD........................................................................7.0V All Inputs and Outputs w.r.t. VSS .....-0.3 to (VDD+0.3)V Maximum Junction Temperature, TJ . Internally Limited Storage temperature .......................... -65°C to +150°C ESD protection on all pins: Human Body Model (HBM) (1.5 k Ω in Series with 100 pF)............................... ≥ 4kV Machine Model (MM) (200 pF, No Series Resistance) ........................... 300V *Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. DC CHARACTERISTICS Electrical Specifications: Unless otherwise specified, all limits apply for VDD= [VREG(Typical)+0.3V] to 6V, TA=-40°C to 85°C. Typical values are at +25°C, VDD= [VREG(Typical)+1.0V] Parameters Sym Min Typ Max Units Conditions Supply Input Supply Voltage VDD 3.75 — 6 V Charging VREG(Typ- ical)+0.3V — 6 V Charge Complete, Standby Supply Current ISS — 2000 3000 µA Charging — 150 300 µA Charge Complete — 100 300 µA Standby (No Battery or PROG Floating) — 50 100 µA Shutdown (VDD < VBAT, or VDD < VSTOP) UVLO Start Threshold VSTART 3.4 3.55 3.7 V VDD Low-to-High UVLO Stop Threshold VSTOP 3.3 3.45 3.6 V VDD High-to-Low UVLO Hysteresis VHYS — 100 — mV Voltage Regulation (Constant Voltage Mode, System Test Mode) Regulated Output Voltage VREG 4.168 4.20 4.232 V VDD=[VREG(Typical)+1V] 4.318 4.35 4.382 V IOUT=10 mA 4.367 4.40 4.433 V TA=-5°C to +55°C 4.467 4.50 4.533 V Line Regulation |(ΔVBAT/VBAT) / ΔVDD| — 0.10 0.30 %/V VDD=[VREG(Typical)+1V] to 6V, IOUT=10 mA Load Regulation |ΔVBAT/ VBAT| — 0.10 0.30 % IOUT=10 mA to 100 mA VDD=[VREG(Typical)+1V] Supply Ripple Attenuation PSRR — 58 — dB IOUT=10 mA, 10Hz to 1 kHz —47 — dB IOUT=10 mA, 10Hz to 10 kHz —25 — dB IOUT=10 mA, 10Hz to 1 MHz Current Regulation (Fast Charge Constant Current Mode) Fast Charge Current Regulation IREG 90 100 110 mA PROG = 10 k Ω 900 1000 1100 mA PROG = 1.0 k Ω TA=-5°C to +55°C Maximum Output Current Limit IMAX — 1200 — mA PROG < 833 Ω |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |