전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MCP4142T-502E/ST 데이터시트(PDF) 46 Page - Microchip Technology

부품명 MCP4142T-502E/ST
상세설명  7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4142T-502E/ST 데이터시트(HTML) 46 Page - Microchip Technology

Back Button MCP4142T-502E/ST Datasheet HTML 42Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 43Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 44Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 45Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 46Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 47Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 48Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 49Page - Microchip Technology MCP4142T-502E/ST Datasheet HTML 50Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 88 page
background image
MCP414X/416X/424X/426X
DS22059B-page 46
© 2008 Microchip Technology Inc.
TABLE 7-2:
MEMORY MAP AND THE SUPPORTED COMMANDS
Address
Command
Data
(10-bits) (1)
SPI String (Binary)
Value
Function
MOSI (SDI pin)
MISO (SDO pin) (2)
00h
Volatile Wiper 0
Write Data
nn nnnn nnnn
0000 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0000 11nn nnnn nnnn
1111 111n nnnn nnnn
Increment Wiper
—
0000 0100
1111 1111
Decrement Wiper
—
0000 1000
1111 1111
01h
Volatile Wiper 1
Write Data
nn nnnn nnnn
0001 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0001 11nn nnnn nnnn
1111 111n nnnn nnnn
Increment Wiper
—
0001 0100
1111 1111
Decrement Wiper
—
0001 1000
1111 1111
02h
NV Wiper 0
Write Data
nn nnnn nnnn
0010 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0010 11nn nnnn nnnn
1111 111n nnnn nnnn
HV Inc. (WL0 DIS) (3)
—
0010 0100
1111 1111
HV Dec. (WL0 EN) (4)
—
0010 1000
1111 1111
03h
NV Wiper 1
Write Data
nn nnnn nnnn
0011 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0011 11nn nnnn nnnn
1111 111n nnnn nnnn
HV Inc. (WL1 DIS) (3)
—
0011 0100
1111 1111
HV Dec. (WL1 EN) (4)
—
0011 1000
1111 1111
04h (5) Volatile
TCON Register
Write Data
nn nnnn nnnn
0100 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0100 11nn nnnn nnnn
1111 111n nnnn nnnn
05h (5) Status Register
Read Data
nn nnnn nnnn
0101 11nn nnnn nnnn
1111 111n nnnn nnnn
06h (5) Data EEPROM
Write Data
nn nnnn nnnn
0110 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0110 11nn nnnn nnnn
1111 111n nnnn nnnn
07h (5) Data EEPROM
Write Data
nn nnnn nnnn
0111 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
0111 11nn nnnn nnnn
1111 111n nnnn nnnn
08h (5) Data EEPROM
Write Data
nn nnnn nnnn
1000 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1000 11nn nnnn nnnn
1111 111n nnnn nnnn
09h (5) Data EEPROM
Write Data
nn nnnn nnnn
1001 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1001 11nn nnnn nnnn
1111 111n nnnn nnnn
0Ah (5) Data EEPROM
Write Data
nn nnnn nnnn
1010 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1010 11nn nnnn nnnn
1111 111n nnnn nnnn
0Bh (5) Data EEPROM
Write Data
nn nnnn nnnn
1011 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1011 11nn nnnn nnnn
1111 111n nnnn nnnn
0Ch (5) Data EEPROM
Write Data
nn nnnn nnnn
1100 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1100 11nn nnnn nnnn
1111 111n nnnn nnnn
0Dh (5) Data EEPROM
Write Data
nn nnnn nnnn
1101 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1101 11nn nnnn nnnn
1111 111n nnnn nnnn
0Eh (5) Data EEPROM
Write Data
nn nnnn nnnn
1110 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1110 11nn nnnn nnnn
1111 111n nnnn nnnn
0Fh
Data EEPROM
Write Data
nn nnnn nnnn
1111 00nn nnnn nnnn
1111 1111 1111 1111
Read Data
nn nnnn nnnn
1111 11nn nnnn nnnn
1111 111n nnnn nnnn
HV Inc. (WP DIS) (3)
—
1111 0100
1111 1111
HV Dec. (WP EN) (4)
—
1111 1000
1111 1111
Note 1:
The Data Memory is only 9-bits wide, so the MSb is ignored by the device.
2:
All these Address/Command combinations are valid, so the CMDERR bit is set. Any other Address/Command combi-
nation is a command error state and the CMDERR bit will be clear.
3:
Disables WiperLock Technology for wiper 0 or wiper 1, or disables Write Protect.
4:
Enables WiperLock Technology for wiper 0 or wiper 1, or enables Write Protect.
5:
Reserved addresses
: Increment or Decrement commands are invalid for these addresses.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com