전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8576DH/2 데이터시트(PDF) 8 Page - NXP Semiconductors

부품명 PCF8576DH/2
상세설명  Universal LCD driver for low multiplex rates
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8576DH/2 데이터시트(HTML) 8 Page - NXP Semiconductors

Back Button PCF8576DH/2 Datasheet HTML 4Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 5Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 6Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 7Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 8Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 9Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 10Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 11Page - NXP Semiconductors PCF8576DH/2 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 52 page
background image
PCF8576D_9
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 09 — 25 August 2009
8 of 52
NXP Semiconductors
PCF8576D
Universal LCD driver for low multiplex rates
The host microprocessor or microcontroller maintains the 2-line I2C-bus communication
channel with the PCF8576D. The internal oscillator is enabled by connecting
pin OSC to pin VSS. The appropriate biasing voltages for the multiplexed LCD waveforms
are generated internally. The only other connections required to complete the system are
to the power supplies (VDD, VSS and VLCD) and the LCD panel chosen for the application.
7.1 Power-on reset
At power-on the PCF8576D resets to the following starting conditions:
• All backplane outputs are set to VLCD
• All segment outputs are set to VLCD
• The selected drive mode is: 1:4 multiplex with 1
⁄
3 bias
• Blinking is switched off
• Input and output bank selectors are reset
• The I2C-bus interface is initialized
• The data pointer and the subaddress counter are cleared (set to logic 0)
• Display is disabled
Data transfers on the I2C-bus must be avoided for 1 ms following power-on to allow the
reset action to complete.
7.2 LCD bias generator
Fractional LCD biasing voltages are obtained from an internal voltage divider consisting of
three impedances connected in series between VLCD and VSS. The middle resistor can be
bypassed to provide a 1
⁄
2 bias voltage level for the 1:2 multiplex configuration. The LCD
voltage can be temperature compensated externally using the supply to pin VLCD.
The resistance of the power lines must be kept to a minimum.
For chip-on-glass applications, due to the Indium Tin Oxide (ITO) track resistance, each supply line
must be routed separately between the chip and the connector.
Fig 5.
Typical system configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
tr
2CB
SDA
SCL
OSC
40 segment drives
4 backplanes
LCD PANEL
(up to 160
elements)
PCF8576D
A0
A1
A2
SA0
VDD
VSS
VSS
VDD
VLCD
mdb079
R
≤



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com