전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8377ECVRAGGA 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc

부품명 MPC8377ECVRAGGA
상세설명  PowerQUICC??II Pro Processor Hardware Specifications
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8377ECVRAGGA 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button MPC8377ECVRAGGA Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8377ECVRAGGA Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 124 page
background image
MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2
18
Freescale Semiconductor
DDR1 and DDR2 SDRAM
6.2
DDR1 and DDR2 SDRAM AC Electrical Characteristics
This section provides the AC electrical characteristics for the DDR SDRAM interface.
6.2.1
DDR1 and DDR2 SDRAM Input AC Timing Specifications
Table 17 provides the input AC timing specifications for the DDR2 SDRAM when GVDD(typ) = 1.8 V.
Table 18 provides the input AC timing specifications for the DDR1 SDRAM when GVDD(typ) = 2.5 V.
Table 19 provides the input AC timing specifications for the DDR1 and DDR2 SDRAM interface.
Table 17. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
Parameter
Symbol
Min
Max
Unit
AC input low voltage
VIL
—MVREF – 0.25
V
AC input high voltage
VIH
MVREF + 0.25
—
V
Table 18. DDR1 SDRAM Input AC Timing Specifications for 2.5-V Interface
Parameter
Symbol
Min
Max
Unit
AC input low voltage
VIL
—MVREF – 0.31
V
AC input high voltage
VIH
MVREF + 0.31
—
V
Table 19. DDR1 and DDR2 SDRAM Input AC Timing Specifications
Parameter
Symbol
Min
Max
Unit
Notes
Controller skew for MDQS-MDQ/MECC/MDM
400 MHz data rate
333 MHz data rate
266 MHz data rate
tCISKEW
–500
–750
–750
500
750
750
ps
1, 2
3
—
—
Note:
1 t
CISKEW represents the total amount of skew consumed by the controller between MDQSn and any corresponding bit that will
be captured with MDQS
n. This should be subtracted from the total timing budget.
2 The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t
DISKEW. This can be
determined by the following equation: tDISKEW = ±[T/4 – |tCISKEW|] where T is the MCK clock period and |tCISKEW| is the
absolute value of tCISKEW.
3 This specification applies only to DDR2 interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com