AT45DB321D datasheet(32/57 Pages) ATMEL

32 / 57 page

3597N–DFLASH–04/09

AT45DB321D

16. Power-on/Reset State

When power is first applied to the device, or when recovering from a reset condition, the device

will default to Mode 3. In addition, the output pin (SO) will be in a high impedance state, and a

high-to-low transition on the CS pin will be required to start a valid instruction. The mode (Mode

3 or Mode 0) will be automatically selected on every falling edge of CS by sampling the inactive

clock state.

16.1 Initial Power-up/Reset Timing Restrictions

At power up, the device must not be selected until the supply voltage reaches the VCC (min.) and

further delay of tVCSL. During power-up, the internal Power-on Reset circuitry keeps the device in

reset mode until the VCC rises above the Power-on Reset threshold value (VPOR). At this time, all

operations are disabled and the device does not respond to any commands. After power up is

applied and the VCC is at the minimum operating voltage VCC (min.), the tVCSL delay is required

before the device can be selected in order to perform a read operation.

Similarly, the tPUW delay is required after the VCC rises above the Power-on Reset threshold

value (VPOR) before the device can perform a write (Program or Erase) operation. After initial

power-up, the device will default in Standby mode.

17. System Considerations

The RapidS serial interface is controlled by the clock SCK, serial input SI and chip select CS

pins. These signals must rise and fall monotonically and be free from noise. Excessive noise or

ringing on these pins can be misinterpreted as multiple edges and cause improper operation of

the device. The PC board traces must be kept to a minimum distance or appropriately termi-

nated to ensure proper operation. If necessary, decoupling capacitors can be added on these

pins to provide filtering against noise glitches.

As system complexity continues to increase, voltage regulation is becoming more important. A

key element of any voltage regulation scheme is its current sourcing capability. Like all Flash

memories, the peak current for DataFlash occur during the programming and erase operation.

The regulator needs to supply this peak current requirement. An under specified regulator can

cause current starvation. Besides increasing system noise, current starvation during program-

ming or erase can lead to improper operation and possible data corruption.

Symbol

Parameter

Min

Typ

Max

Units

tVCSL

VCC (min.) to Chip Select low

µs

tPUW

Power-Up Device Delay before Write Allowed

VPOR

Power-ON Reset Voltage

1.5

2.5

AT45DB321D 데이터시트(PDF) 32 Page - ATMEL Corporation

AT45DB321D 데이터시트(HTML) 32 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL