| 전자부품 데이터시트 검색엔진 |
|
AT89LP428 데이터시트(PDF) 96 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89LP428 데이터시트(HTML) 96 Page - ATMEL Corporation |
|
96 / 149 page ![]() 96 3654A–MICRO–8/09 AT89LP428/828 17.4 Serial Clock Timing The TSCK, CPHA, CPOL and SPR bits in SPCR control the shape and rate of SCK. The two SPR bits provide four possible bit clock rates when the SPI is in master mode. The TSCK bit also allows a timer-generated bit rate. In slave mode, the SPI will operate at the rate of the incoming SCK as long as it does not exceed the maximum bit rate. There are also four possible combinations of SCK phase and polarity with respect to the serial data. CPHA and CPOL deter- mine which format is used for transmission. The SPI data transfer formats are shown in Figures 17-3 and 17-4. To prevent glitches on SCK from disrupting the interface, CPHA, CPOL, and SPR should not be modified while the interface is enabled, and the master device should be enabled before selecting the slave device(s). Figure 17-3. SPI Transfer Format with CPHA = 0 Note: *Not defined but normally MSB of character just received. Figure 17-4. SPI Transfer Format with CPHA = 1 Note: *Not defined but normally LSB of previously transmitted character. MSB 6 5 4 3 2 1 LSB 1 2 3 4 5 6 7 8 MSB * 65 4 3 2 1 LSB SCK CYCLE # (FOR REFERENCE) SCK (CPOL = 0) SCK (CPOL = 1) MOSI (FROM MASTER) MISO (FROM SLAVE) SS (TO SLAVE) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |