ATtiny45 datasheet(97/196 Pages) ATMEL

97 / 196 page

7598H–AVR–07/09

ATtiny25/45/85

This allows the counter to count the number of bits received or transmitted and generate an

interrupt when the transfer is complete. Note that when an external clock source is selected the

counter counts both clock edges. In this case the counter counts the number of edges, and not

the number of bits. The clock can be selected from three different sources: The USCK pin,

Timer/Counter0 Compare Match or from software.

The Two-wire clock control unit can generate an interrupt when a start condition is detected on

the Two-wire bus. It can also generate wait states by holding the clock pin low after a start con-

dition is detected, or after the counter overflows.

16.2

Functional Descriptions

16.2.1

Three-wire Mode

The USI Three-wire mode is compliant to the Serial Peripheral Interface (SPI) mode 0 and 1, but

does not have the slave select (SS) pin functionality. However, this feature can be implemented

in software if necessary. Pin names used by this mode are: DI, DO, and USCK.

Figure 16-2. Three-wire Mode Operation, Simplified Diagram

Figure 16-2 shows two USI units operating in Three-wire mode, one as Master and one as

Slave. The two Shift Registers are interconnected in such way that after eight USCK clocks, the

data in each register are interchanged. The same clock also increments the USI’s 4-bit counter.

The Counter Overflow (interrupt) Flag, or USIOIF, can therefore be used to determine when a

transfer is completed. The clock is generated by the Master device software by toggling the

USCK pin via the PORT Register or by writing a one to the USITC bit in USICR.

SLAVE

MASTER

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

USCK

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

USCK

PORTxn

ATtiny45 데이터시트(PDF) 97 Page - ATMEL Corporation

ATtiny45 데이터시트(HTML) 97 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL