전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SC656 데이터시트(PDF) 15 Page - Semtech Corporation

부품명 SC656
상세설명  Backlight Driver for 7 LEDs with Charge Pump and PWM Control
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SEMTECH [Semtech Corporation]
홈페이지  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC656 데이터시트(HTML) 15 Page - Semtech Corporation

Back Button SC656 Datasheet HTML 9Page - Semtech Corporation SC656 Datasheet HTML 10Page - Semtech Corporation SC656 Datasheet HTML 11Page - Semtech Corporation SC656 Datasheet HTML 12Page - Semtech Corporation SC656 Datasheet HTML 13Page - Semtech Corporation SC656 Datasheet HTML 14Page - Semtech Corporation SC656 Datasheet HTML 15Page - Semtech Corporation SC656 Datasheet HTML 16Page - Semtech Corporation SC656 Datasheet HTML 17Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 15 / 17 page
background image
SC656
5
Place all bucket and decoupling capacitors —
C, C2, C
IN, and COUT — as close to the device as
possible.
All charge pump current passes through pins
IN, OUT, C+, C2+, C-, and C2-. Therefore,
ensure that all connections to these pins make
use of wide traces so that the voltage drop on
each connection is minimized.
The GND pin should be connected to a ground
plane using multiple vias to ensure proper
thermal connection for optimal heat transfer.
Make solid ground connections between the
grounds of the C
OUT, CIN, and the GND pin on the
device.
Resistors R
SETM and RSETS should be connected as
shown in Figure 2, close to pins IN and ISET.
The placement and routing shown minimizes
parasitic capacitance at the ISET pin.
•
•
•
•
•
Figure 3 shows the pads on layer  that should
be connected with vias to layer 2. C
IN, COUT and
the GND pin all use vias to connect to the
ground plane.
Figure 4 shows layer 2, which functions as the
ground plane. Layer 2 is also used for routing
signals to pins ENM, ENS, BANK, and BANK2. A
void in the copper beneath the ISETM and ISETS
pins serves to reduce capacitance coupled from
these pins to ground.
Avoid coupling noise to the ENM and ENS pins.
This will help prevent unintended clocking of
the PWM. The layout should be routed to
achieve the least possible trace to trace capaci-
tance between ENM and ENS. Also, minimize
trace capacitance between ENM or ENS and any
high speed signals.
•
•
•
Applications Information (continued)
Figure 4 — Layer 2
Figure 3 — Layer 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com