| 전자부품 데이터시트 검색엔진 |
|
MPC8544EBVTANF 데이터시트(PDF) 32 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8544EBVTANF 데이터시트(HTML) 32 Page - Freescale Semiconductor, Inc |
|
32 / 120 page ![]() MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3 32 Freescale Semiconductor Enhanced Three-Speed Ethernet (eTSEC), MII Management Timing diagrams for FIFO appear in Figure 11 and Figure 12. Figure 11. FIFO Transmit AC Timing Diagram Figure 12. FIFO Receive AC Timing Diagram 8.5.2 GMII AC Timing Specifications This section describes the GMII transmit and receive AC timing specifications. 8.5.2.1 GMII Transmit AC Timing Specifications Table 30 provides the GMII transmit AC timing specifications. Table 30. GMII Transmit AC Timing Specifications At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5% Parameter/Condition Symbol1 Min Typ Max Unit Notes GTX_CLK clock period tGTX —8.0 — ns — GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay tGTKHDX 0.2 — 5.0 ns 2 GTX_CLK data clock rise time (20%-80%) tGTXR —— 1.0 ns — tFITF TXD[7:0] TX_EN GTX_CLK TX_ER tFITDV tFITR tFITH tFIT tFITDX tFIRF tFIRR RX_CLK RXD[7:0] RX_DV RX_ER Valid Data tFIRDX tFIRDV tFIRH tFIR |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |