| 전자부품 데이터시트 검색엔진 |
|
MPC8548CVTAQJ 데이터시트(PDF) 37 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8548CVTAQJ 데이터시트(HTML) 37 Page - Freescale Semiconductor, Inc |
|
37 / 144 page ![]() MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6 Freescale Semiconductor 37 Enhanced Three-Speed Ethernet (eTSEC) Figure 17 shows the RGMII and RTBI AC timing and multiplexing diagrams. Figure 17. RGMII and RTBI AC Timing and Multiplexing Diagrams 8.2.7 RMII AC Timing Specifications This section describes the RMII transmit and receive AC timing specifications. 8.2.7.1 RMII Transmit AC Timing Specifications The RMII transmit AC timing specifications are in Table 34. Table 34. RMII Transmit AC Timing Specifications Parameter/Condition Symbol1 Min Typ Max Unit TSEC n_TX_CLK clock period tRMT 15.0 20.0 25.0 ns TSEC n_TX_CLK duty cycle tRMTH 35 50 65 % TSEC n_TX_CLK peak-to-peak jitter tRMTJ —— 250 ps Rise time TSEC n_TX_CLK (20%–80%) tRMTR 1.0 — 2.0 ns Fall time TSEC n_TX_CLK (80%–20%) tRMTF 1.0 — 2.0 ns GTX_CLK tRGT tRGTH tSKRGT TX_CTL TXD[8:5] TXD[7:4] TXD[9] TXERR TXD[4] TXEN TXD[3:0] (At Transmitter) TXD[8:5][3:0] TXD[7:4][3:0] TX_CLK (At PHY) RX_CTL RXD[8:5] RXD[7:4] RXD[9] RXERR RXD[4] RXDV RXD[3:0] RXD[8:5][3:0] RXD[7:4][3:0] RX_CLK (At PHY) tSKRGT tSKRGT tSKRGT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |