| 전자부품 데이터시트 검색엔진 |
|
ST3024 데이터시트(PDF) 2 Page - Sitronix Technology Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ST3024 데이터시트(HTML) 2 Page - Sitronix Technology Co., Ltd. |
|
2 / 13 page ![]() ST3024 Preliminary Ver 0.1 Page 2/13 2007/06/20 1 FEATURES n DSP based voice/audio processor n Operation voltage – Core logic: 2.25V~2.7V – I/O pads: 3.0V~3.6V n Voltage regulator for core logic n Low Voltage Reset (LVR) _ 2.5V low voltage reset n One PLL to generate high system frequency from a 3MHz source _ 12M~30MHz PLL output n Triple clock sources _ Crystal..................................3MHz _ External input...… … …… ......3MHz n Low power down current _Typical current: 3uA n One 16-bit programmable Timer n One clocking output n One external interrupt _ Edge/level trigger supported n One 14-bit direct-drive DAC – Maximum current: 145mA n MCU interfaces _ Parallel mode n Two Serial PORT interfaces(SP) _ Programmable data length from 8-bit to 16-bit _ I2S, Left/Right Justified interfaces to external DAC/ADC n Speech playback/recorder _ Low Bit Rate Compression (LBRC) _ 1.2K/1.6K/2.4Kbps@8KHz playback _ 1.6K/2.2K/3.3Kbps@11.025KHz playback _ AB-repeat _ Time stretch (speed up x 2, speed down x 2) _ Combine syllable _ Encryption _ Audio Playback (CBR, VBR – all bit rates) _ Forward/backward play, AB-repeat _ Spectrum gain _ Time stretch (speed up x 1.5, speed down x 1.5) _ Combine syllable _ Encryption _ Wav Playback _ Forward/backward play, AB-repeat _ Wav Record {(MS-ADPCM(3.8:1)} _ Software AGC _ Motion-JPEG playback _ JPEG-baseline decoder _ RS-Word, RS-PY _ TTS 2 GENERAL DESCRIPTION The ST3024 is a highly integrated and cost-effective DSP based audio processor for various consumer applications. It consists of one powerful DSP for advanced voice decoder and encoder algorithms of natural speech with less memory. It provides low bit rate compression (LBRC) for voice playback, audio playback, motion-JPEG playback, and JPEG-baseline decoder. System clock comes from 3MHz crystal or external input. ST3024 has 32 I/Os and these can be either GPIO or functional pins. Each pin can be programmed to input or output. One external interrupt pin can be requested by external devices. One internal 16-bit DAC can provide significant volume equipping with internal amplifier. For particular application or recorder, two general audio interfaces are supported to interface with external DAC/ADC. Audio interface can be configured to I2S or Left/Right Justified compatible mode. There are parallel interface to connect with different MCUs. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |