전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ACE24C64 데이터시트(PDF) 6 Page - ACE Technology Co., LTD.

부품명 ACE24C64
상세설명  Two-wire Serial EEPROM
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ACE [ACE Technology Co., LTD.]
홈페이지  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE24C64 데이터시트(HTML) 6 Page - ACE Technology Co., LTD.

Back Button ACE24C64 Datasheet HTML 2Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 3Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 4Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 5Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 6Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 7Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 8Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 9Page - ACE Technology Co., LTD. ACE24C64 Datasheet HTML 10Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
 
                                                                                                         
ACE24C32/64
                        Technology
Two-wire Serial EEPROM
VER 1.3
6
Device Operation
Clock and Data Transitions:
The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only
during SCL low time periods (refer to Figure 4). Data changes during SCL high periods will indicate a
start or stop condition as defined below.
Start Condition:
A high-to-low transition of SDA with SCL high is a start condition which must precede any other
command (refer to Figure 5).
Stop Condition:
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command
will place the EEPROM in a standby power mode (refer to Figure 5).
Acknowledge:
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.
Standby Mode :
The ACE24C32/64 features a low-power standby mode which is enabled: (a) upon power-up and (b)
after the receipt of the stop bit and the completion of any internal operations.
Memory Reset :
After an interruption in protocol power loss or system reset, any two-wire part can be protocol reset by following
these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high and then.
3. Create a start condition as SDA is high.
Bus Timing
Figure 2.SCL: Serial Clock, SDA: Serial Data I/O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com