전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF2129AT 데이터시트(PDF) 45 Page - NXP Semiconductors

부품명 PCF2129AT
상세설명  Integrated RTC, TCXO and quartz crystal
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2129AT 데이터시트(HTML) 45 Page - NXP Semiconductors

Back Button PCF2129AT Datasheet HTML 41Page - NXP Semiconductors PCF2129AT Datasheet HTML 42Page - NXP Semiconductors PCF2129AT Datasheet HTML 43Page - NXP Semiconductors PCF2129AT Datasheet HTML 44Page - NXP Semiconductors PCF2129AT Datasheet HTML 45Page - NXP Semiconductors PCF2129AT Datasheet HTML 46Page - NXP Semiconductors PCF2129AT Datasheet HTML 47Page - NXP Semiconductors PCF2129AT Datasheet HTML 48Page - NXP Semiconductors PCF2129AT Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 68 page
background image
PCF2129A_1
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 13 January 2010
45 of 68
NXP Semiconductors
PCF2129A
Integrated RTC, TCXO and quartz crystal
9.1 SPI-bus interface
Data transfer to and from the device is made via a 3 line SPI-bus (see Table 48). The data
lines for input and output are split. The data input and output line can be connected
together to facilitate a bidirectional data bus (see Figure 27). The SPI-bus is initialized
whenever the chip enable line pin CE is inactive.
[1]
The chip enable must not be wired permanently LOW.
9.1.1 Data transmission
The chip enable signal is used to identify the transmitted data. Each data transfer is a
byte, with the Most Significant Bit (MSB) sent first.
The transmission is controlled by the active LOW chip enable signal SDA/CE. The first
byte transmitted is the command byte. Subsequent bytes will be either data to be written
or data to be read (see Figure 28).
The command byte defines the address of the first register to be accessed and the
read/write mode. The address counter will auto increment after every access and will
reset to zero after the last valid register is accessed. The read/write bit (R/W) defines if the
following bytes will be read or write information.
Fig 27. SDI, SDO configurations
Table 48.
Serial interface
Symbol
Function
Description
SDA/CE
chip enable input;
active LOW
[1]
when HIGH, the interface is reset;
input may be higher than VDD
SCL
serial clock input
when CE is HIGH, input may float;
input may be higher than VDD
SDI
serial data input
when CE is HIGH, input may float;
input may be higher than VDD;
input data is sampled on the rising edge of SCL
SDO
serial data output
push-pull output;
drives from VSS to VBBS;
output data is changed on the falling edge of SCL
001aai560
SDI
two wire mode
SDO
SDI
single wire mode
SDO
Fig 28. Data transfer overview
001aaj347
data bus
CE
COMMAND
DATA
DATA
DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com