전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS1324 데이터시트(PDF) 9 Page - ams AG

부품명 AS1324
상세설명  1.5MHz, 600mA, DC/DC Step-Down Regulator
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS1324 데이터시트(HTML) 9 Page - ams AG

Back Button AS1324 Datasheet HTML 5Page - ams AG AS1324 Datasheet HTML 6Page - ams AG AS1324 Datasheet HTML 7Page - ams AG AS1324 Datasheet HTML 8Page - ams AG AS1324 Datasheet HTML 9Page - ams AG AS1324 Datasheet HTML 10Page - ams AG AS1324 Datasheet HTML 11Page - ams AG AS1324 Datasheet HTML 12Page - ams AG AS1324 Datasheet HTML 13Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
www.austriamicrosystems.com
Revision 1.03
9 - 20
AS1324
Data Sheet - D e t a i l e d D e s c r i p t i o n
Powersave Operation
The AS1324 uses an automatic powersave mode where the peak inductor current (IPK) is set to approximately 200mA
while independent of the output load. In powersave mode, load current is supplied solely from the output capacitor. As
the output voltage drops, the error amplifier output rises above the powersave threshold signaling to switch into PWM
fixed frequency mode and turn the PMOS on. This process repeats at a rate determined by the load demand.
Each burst event can last from a few cycles at light loads to almost continuous cycling (with short sleep intervals) at
moderate loads. In between bursts, the power MOSFETs are turned off, as is any unneeded circuitry, reducing quies-
cent current to 30µA.
Short-Circuit Protection
In cases where the AS1324 output is shorted to ground, the oscillator frequency (fOSC) is reduced to 1/13 the nominal
frequency (
≅ 115kHz). This frequency reduction ensures that the inductor current has more time to decay, thus pre-
venting runaway conditions. fOSC will progressively increase to 1.5MHz when VFB/VOUT > 0V.
Shutdown
Connecting EN to GND or logic low places the AS1324 in shutdown mode and reduces the supply current to 0.1µA. In
shutdown the control circuitry and the internal NMOS and PMOS turn off and SW becomes high impedance discon-
necting the input from the output. The output capacitance and load current determine the voltage decay rate. For nor-
mal operation connect EN to VIN or logic high.
Note:
Pin EN should not be left floating.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com