전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS5030ATST 데이터시트(PDF) 8 Page - ams AG

부품명 AS5030ATST
상세설명  8 BIT PROGRAMMABLE HIGH SPEED MAGNETIC ROTARY ENCODER
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS5030ATST 데이터시트(HTML) 8 Page - ams AG

Back Button AS5030ATST Datasheet HTML 4Page - ams AG AS5030ATST Datasheet HTML 5Page - ams AG AS5030ATST Datasheet HTML 6Page - ams AG AS5030ATST Datasheet HTML 7Page - ams AG AS5030ATST Datasheet HTML 8Page - ams AG AS5030ATST Datasheet HTML 9Page - ams AG AS5030ATST Datasheet HTML 10Page - ams AG AS5030ATST Datasheet HTML 11Page - ams AG AS5030ATST Datasheet HTML 12Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 33 page
background image
AS5030 8-bit Programmable Magnetic Rotary Encoder
Rev. 1.8
www.austriamicrosystems.com
Page 8 of 33
4.10 Serial 8-bit Output
Parameter
SYMBOL
MIN
TYP
MAX
UNIT
NOTE
3-wire interface
fCLK
6
MHz
Clock frequency
tCLK
166.6
ns
normal operation
Clock frequency
fclk,P
250
500
kHz
during OTP programming
2-wire interface
fCLK
0.1
6
MHz
Clock frequency
tCLK
166.6
10,000
ns
normal operation
Clock frequency
fclk,P
250
500
kHz
during OTP programming
Synchronization timeout
tTO
16.6
27
34.3
ms
Rising edge of CLK to
internally generated chip
select on pin DX
Digital hysteresis1)
Hyst
1
bit
at change of rotation direction
Note: 1) Hysteresis may be temporarily disabled by software: see 5.2.2
4.11 General Data Transmission Timings
Parameter
Symbol
Min
Max
Unit
rising CLK to CS
t0
15
-
ns
chip select to positive edge of CLK
t1
15
-
ns
chip select to drive bus externally
t2
-
-
ns
setup time command bit
data valid to positive edge of CLK
t3
30
ns
hold time command bit
data valid after positive edge of CLK
t4
30
ns
float time
positive edge of CLK for last command bit to bus float
t5
30
CLK/2
ns
bus driving time
positive edge of CLK for last command bit to bus drive
t6
CLK/2 +0
CLK/2 +30
ns
setup time data bit
data valid to positive edge of CLK
t7
CLK/2 +0
CLK/2 +30
ns
hold time data bit
data valid after positive edge of CLK
t8
CLK/2 +0
CLK/2 +30
ns
hold time chip select
positive edge CLK to negative edge of chip select
t9
30
ns
bus floating time
negative edge of chip select to float bus
t10
0
30
ns
hold time data bit @ write access
data valid to positive edge of CLK
t11
50
ns
hold time data bit @ write access
data valid after positive edge of CLK
t12
30
ns
bus floating time
negative edge of chip select to float bus
t13
50
ns
Timeout period in 2-wire mode (from rising edge of CLK)
tTO
20
24
µs
See the Figure 5 for the corresponding timing diagram.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com